Alteration and implementation of the CP/M-86 operating system for a multi-user environment by Almquist, Thomas V. & Stevens, David S.
Calhoun: The NPS Institutional Archive
Theses and Dissertations Thesis Collection
1982-12
Alteration and implementation of the CP/M-86
operating system for a multi-user environment
Almquist, Thomas V.











ALTERATION AND IMPLEMENTATION OF THE CP/M-86






Thesis Advisor: U. R. Kodres




SCCUniTV CUASSiriCATIOM or this ^AOC (Wt^mt Dmtm Bntmr*^)
REPORT DOCUMENTATION PAGE
I miko^f NUMilik a. aovT ACCctsioM no.
4. Tl rue rantf Su*««»*>
Alteration and Implementation of the





» ^tmwommma oflOAMiZATiON name ano aooacis
Naval Postgraduate School
Monterey, California 93940
II CONTROLLING orrice name ano aoohkss
Naval Postgraduate School
Monterey, California 93940





1 ^eCl^lENT'S CATALOG NUMBtH
» TYPE OF «CPO«T * PCniOO COVCREO
Master's Thesis;
December 1982
• • RERFORMINO ORG. RCRQRT NUMSCR
• • CONTRACT OR GRANT H\jt*mtmc)
'0- RROGRAM eLEMtNT RnojEcT T»SitAREA * WORK UNIT MUM«RS
12 REPORT 0AT6
December 1982
II NUMBER Of PACES
160
II. SECURITY CLASS, (ot thia r«>erl>
Unclassified
\i: OECLASSIFI CATION/ DOWN GRADINGSCHEDULE
l«. DISTRIBUTION STATCMCNT (ol rMa Hmp»rl)
Approved for public release; distribution unlimited.
17. DISTRIBUTION STATEMENT (ot th» m^mtrmcl miffd In Slock 30, II dlllmttnl tnm /taper*;
It. Supplementary notes
It. KEY WORDS (Co-llnut on ruwmf »td» II nmftmrr "t^ Ifntlly tr Mae* niai*«r>
CP/M-86, multi-user CP/M-86 system, table-driven CP/M-86 BIOS,
AEGIS "signal processor" emulation, magnetic bubble memory,
REMEX Data Warehouse.
20. ABSTRACT fContlm— an r»vtrf tidm II itaeaaaary mt4 l0mmlllT *r Mack m^r)
CP/M-86 is a single user microcomputer operating system
developed by Digital Research. This thesis provides a multi-
user "protected" CP/M-86 based disk sharing environment consisting
of four Intel iSBC 86/12A single board computers, a MBB-80 bubble
memory, and the REMEX Data Warehouse 3200 memory storage unit.
The REMEX houses a 14 inch Winchester hard disk and two flexible
DO
I JAN 7J 1^73 COITION OP 1 NOV •• IS OBSOLETE
S/W '• '07-0 U- »•. <5D ? UNCLASSIFIED






floppy* disk drives providing in excess of 20 megabytes of data
storage capacity.- The major objective in the design of this
system was to create a table-driven CP/M-86 Basic Input/Output
System that could be quickly and easily reconfigured to adapt
to any new hardware configuration. Once the system was operational,
the REMEX hard disk could then seirve as a "single processor"
emulation for the AEGIS system. By making direct calls to the
appropriate read/write routines, stored "radar data" could be
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CP/M-ee is a single user rriicrocomputer operating system
developed by Digital Research. This thesis provides a
multi-user "protected" CP/M-86 based disic sharing
environment consisting of four Intel iSBC a6/12A single
board computers, a MBB-60 bubble memory, and the REr^EX Data
*arehouse 3223 memory storage unit. The REMEX houses a 14:
incn Winchester hard diszc and two flexible floppy disic
drives providing in excess of 23 megabytes of data storage
capacity. The major objective in the design of this system
was to create a table-driven CP/M-66 Basic Input/Output
System that could be quickly and easily reconfigured to
adapt to any new hardware configuration. Once the system
was operational, the ESM3X hard distc could then serve as a
"signal processor" emulation for tne AEGIS system. 3y
maKing direct calls to the appropriate read/write routines,
stored "radar data" could be retrieved from the hard disi
for use by the other system processes.
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One of the most popular operating systems available for
microcomputers today is the family of Digital Research's
CP/M operating systems. They are single user systeir.s which
can be configured to interfacrz with nearly any existing
piece of hardware simply by redesigning tne Basic
Input/Output System (BIOS) module Df CP/M. Since CP/M is a
single user system, protection from other users is not
normally an issue of concern with this operating system.
MP/M, also marketed by Digital Research, is a multi-user
operating system wnich supports multiprogramming on a
uniprocessor. It is basically ^n expanded version of C?/M.
However, MP/M provides virtually no protection for user
files and very little protection for memory in the event
that another user's process crashes. Furthermore, when more




This thesis presents an implementation of CP/M-S6 which
will permit multiple users, each with his own
microcomputer, to access the same peripheral devices in a
manner similar to that of the MP/M operating system, but
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with increased user protection. The peripherals used in
this implementation are a 32K common memory board, a ME3-60
magnetic bubhle memory confi,?ured as a floppy disk drive,
and a Remex Eata Warehouse memory storage unit consistin,e;
of a Winchester hard disk and two flexible floppy disk
drives. In addition, computer performance is not
compromised since each user has a dedicated l:^TSL S6/12A
iSBC on which to operate.
The standard version of CP/M-86 requires that only the
BIOS be altered to add additional hardware. While this is
an excellent method to interface hardware with C?/M, it
requires that the BIOS be rewritten every time the hardware
configuration is changed. This process can become time
consuming and is definitely prone to errors, thus
discouraging frequent system reconfiguration. Therefore, in
the design ^of this system, a major goal was to develop a
BIOS which could easily be modified if it was necessary to
convert from one hardware configuration to another.
This thesis was based on work accomplished in two
previous theses. Michael Candelor's thesis entitled
"Alteration of the C?/M Operating System" [Ref. 1]
initially modified CP/M~66 to interface with the Intel 1201
and 1202 Floppy Disk Controllers. Michael Hicilin and
Jeffery Neufeld, in their thesis "Adaptation of the Magnetic
Bubble Memory in a Standard Microcomputer Environment",
[Ref. 2] interfaced the MB3-80 Bubbl-Board and the 1232
12

Floppy Disk Controller with the CP/M-86 Operating System.
Although Hiclclin and Neufeld claimed that their BIOS was
table-driven, it was Nici Hammond who really identified that
the BIOS functions could he truly table-driven [Ref. 3].
This thesis builds on the ideas contained in each of tnese
previous works and expands upon them to create a more
practical and versatile operating system which provides
increased protection of the user's address space and files.
Once the system was operational, the RSMEI hard disk
could then be used to emulate the "signal processor"
functions of the AEGIS system. Direct calls can be made to
the appropriate read/write driver routines to retrieve
stored "radar data" from the hard disk for use by the other
emulated processes in tne system.
This thesis has been -organized into four major sections.
The first section deals with an overview of GP/I^-66 and the
necessary steps required to create a new CP/M-86 system. It
also describes how the BIOS interfaces with the other
modules of CP/M-86 and the peripheral devices. Included in
this section is a description of how the BIOS can be
reconfigured into a table-driven operating system wnich will
permit easy alterations to the BIOS if the hardware
configuration should be modified.
The second section describes the hardware configuration
utilized in this thesis. The memory organization of the
MB3-80 Bubbl-Board is discussed and the design decisions
13

that were made to make the bubble memory compatible with
the CP/M operating sytem are treated in some detail. The
basic functions of the REMEX Data Warehouse are also
described, as well as, the command packet structure and
execution.
The third section is concerned with the development of a
CP/(^-86 operating system which will permit four single board
computers to operate simultaneously while sharine" the same
peripherals. In this design, it is necessary to provide
protection to common memory during read and write operations
and to insure that each user's files are write protected
with respect to all other uses.
The final section describes the tests that were
conducted to evaluate system performance. In addition, the
feasibility of using the REMEX hard disk to emulate the
"signal processor" of the AFGIS system was explored.
Measurements were made using direct calls to low-level read
routines to determine the optimum skew factor for
consecutive sector access operations. Also, some
recommendations were made for future projects involving the





A. THE CP/M OPERATING SYSTEM
CP/M-86 is an operating system developed for use on a
single INTEL Corporation 66/12A microcomputer. C?/M is
supplied with a number of built-in utility commands as well
as transient utilities such as the assemoler ( ASiY56 .Ct^L } and
the Dynamic Machine Language Program Debugger (DDTS6.CMD).
These are described in detail in Digital Research
publications. [Hefs. 4-6]
The CP/M operating system itself is modularized to
permit easy adaption of C?/M to any hardware configuration.
The three modules are the Console Conmand Processor iCCP),
the Basic Disis: Operating System (3D0S) and the user
configuraole Basic Input/Output System (BIOS). The first
two modules are supplied by Digital Research as a single hex
file entitled CPM.H06. This file contains all the code
necessary for processing commands entered at the
console and for handling all logical file and disk
management functions. The source code for a skeleton BIOS
is also provided which the user can alter to suit his
individual hardware requirements. Once the BIOS has been
modified, it is assembled and then concatenated with
CPM.H86. The resulting hex file, CPMST5.H66, is converted
to an executable file by the use of the CP/M utility program
15

1. USER BI0S.A86 ==> ASM86.CMD ==> USSR BIOS .H86
2. CPM.Hee + USER BI0S.E66 ==> PIP.CMD ==> CPMSYS.H66
3. CPMSTS.H66 ==> GENCMD.CMD ==> CPMSTS.CMD
(8080 CODE[A40] )
4. CPMSrS.CME ==> PIP.CMD ==> CPM.STS
(rename on new disk)
Figure 2.1
Steps for Creating CPM.STS
GENCMD.CMD. Finally, this file is renamed CPM.STS and placed
on a diskette for use. This process is shown in Figure 2.1.
Details concerning the operation of GENCMD.CMD, LDCOPT.CMD
and PIP.CMD can be found in the "CP/M-86 Operating System
Guide". [Ref. 6]
CP/M-66 supports programs written in three memory
models: the 8080 Model, the Small Model, and the Compact
Model. All three memory models are described in detail in
Reference 5. The model used in this thesis is the 8062
Model because it supports programs which have code and data
areas intermixed and which normally have single segments of
64K bytes or less.
3. LOADING CP/M-36
The file CPM.STS is too large to fit onto the first two
tracks of a normally-formatted diskette. Thus, a boot
loader must be placed on these tracks and loaded into memory
by the cold start loader. This boot loader program will
16

then bring the main CP/M operating system into memory and
pass control to it.
The loader program is distributed by Digital Research
in three separate modules and is basically a subset of the
entire CP/M system. The modules are the Loader Console
Command Processor (LDCCP.H66), the Loader Disk Operating
System (LDBDOS .H86) , and a user configurable Loader Basic
Input/Output System {LD3I0S.A66' which is almost identical
to the system BIOS. The primary differences deal with the
physical memory location of the loader, the interrupt
structure and the BIOS offset address within the CP/M
system. Assembly of the loader BIOS is controlled by a
conditional assembly switch provided in the skeleton BIOS,
which is listed in Appendix E of Reference 6. The steps
needed to obtain a loader BIOS are essentially the same as'
for creating the CPM.SYS. The exact steps are shown in
Figure 2.2.
1. USER LDBI0S.A86 ==> ASM86.CMD ==> USER LDBIOS .ESe
2. LDCCP.H66 + LDBD0S.H&6 + USER LDBI0S.HB6 ==> PIP.CMD
==> LOADER. H86
3. LOADER. nee ==> GSNCMD.cmd ==> LOADSR.CMD
(8080 CODE [A400] )
4. LOADZR.CMD ==> LDCOPY.CMD ==> LOADER.CMD
(load on tracks and 1)
Figure 2.2
Steps For Creating Boot LOADER.CMD
17

C. BOOTSTRAPPING THE iS3C 86/12A
From the monitor of the iSBC 86/12A, the CP/M system
loader progratr located on tracks and 1 of the disk, can
be accessed via the bootstrap or cold start loader program.
This program is located in ROM or EPROM on the iSBC S6/12A
board itself. Thus, for each separate device from which the
system is to be booted, a new cold start loader program must
be written and then burned into ROM. Finally, this ROM must
"be mounted on the iSBC e6/12A board where it can be accessed
by the monitor program.
Currently, two cold start loader programs are available
for the iSBC a6/12A. One allows the system to be booted
from either the single or double density Intel MDS floppy
disk drive system by executing the command GFFD4:0 from the
iSBC S6/12A 957 monitor program. When this command is
executed, the program in the ROM will go out to tracks and
1 of the floppy diskette and attempt to bring into memory
the CP/M system loader program. Once loaded into memory,
the cold start loader will then transfer control to the
loader which in turn will locate the CP/M system (CPM.SYS}
on the disk and load it into memory. Finally, the system
loader will relinquish control to the CP/M operating system.
The source code for this bootstrap program is listed in
Appendix C of Reference 1.
The second program allows bootloading from tne MB3-S0
bubble memory device by issuing the command GFFD4::4.
18

Currently this last command can only be used when operating
on the ISBC 86/12A which is labeled #1, as it is the only
computer with an EPROM that contains the cold start loader
for the bubble memory. The source code for this program,
which was developed by Hiciclin and Neufeld, can be found in
Appendix D of Reference 2.
This thesis uses the bubble memory to initially boot
the system. Therefore, a new cold start loader program or
CP/M system loader program did not have to be developed.
All that is required to change the operating systerr that
will be loaded is to place a new CP/M system (CPM.STS) on
the bubble memory storage device.
The loader program placed on trades and 1 of the
bubble memory used for loading the CP/M operating system is
entitled MB80LDR.CMD. This file is created by following the
steps indicated in Figure 2.2 utilizing MES03ICS .Ac6 as the
source file with the loader conditional assembly switch set
to true.
D. DISK PARAMSTER TABLE
The CP/M-86 operating system as mariceted by Digital
Research is considered a table driven system since all
characteristics for each I/O device is placed in a table
called the Disk Parameter Taole which can handle up to
sixteen separate devices. This table defines the logical
organization of the physical storage media for the 3D03 file
management functions and must be included in every BIOS.

A disk definition statement is required for each
physical device and consists of a sequence of words which
define the characteristics of a device. Figure 2.3 shows
the format of a disk definition statement. These statements
are then used to generate the Disk Parameter Table by-
executing: the utility program entitled GENDEP.CMD [Ref 6,
p. 72], The file created by this program must be included in
DISK DEF: dn, fsc, Isc, [skf] , bis, dir, cks, ofs, [0]
where
dn is the logical disk number (0 to 15)
fsc is the first physical sector number (3 or 1)
Isc is the last logical 128 byte sector number
skf is the optional skew factor
bis is the data allocation bloc£ size
dsk is the disk size in bis units
dir is the number of directory entries
cks is the number of "checked* directory entries
ofs is the track offset to logical track
(normally 2 as track and 1 contain the loader)
[0] is the optional 1.4 version compatibility flag
Figure 2.3
Format of Disk Definition statement
the BIOS using an "include" statement. The file which
contains the disk definition statements for this thesis is
labeled CPMMAST.DEF and used to generate a Disk Parameter
Table which is located in the file called CPMMAST .LIT5
.
These two files can be found in Appendices G and H.
To create a disk definition statement for the table, the
characteristics for the device must be known. This
information is usually located in the technical manuals for
20

the gi?en device. For example, the disfe definition
statement used for the REMEX Winchester hard disk was:
DISKDEI" 3,1,156,0,16384,255,128,0,1.
The first "3" indicates that the hard disk is CP/M's
logical drive number "3" and can be accessed via the "D :
"
command from within CP/M.
The next two numbers correspond to the first and last
logical sector numbers for the Winchester hard disk as seen
by CP/M. The actual physical sectors for the hard disk are
numbered from 1 to 39, each containing 512 bytes. Since
CP/M requires the number of logical 126 byte sectors, 39 is
multiplied by 4 to produce 156 logical sectors of 12S bytes.
The actual mapping from the logical to the physical sectors
is accomplished in the blocking and deblocking subroutines
located in the code for the REMEX hard disk (RXHARD.Ac6) and
is described in more detail in the Chapter IV.
The REMEX technical manual does aot indicate what the
most effective skew factor is, thus zero was chosen because
it was required by the blocking and deblocking routines.
However, an optimal skew factor may be determined
experimentally when the REMEX hard disk is used to emulate
the "signal processor" of the AEGIS system. If so, the




The "l)ls" parameter specifies the number of bytes
allocated to each data bloclr. This number can be 1024,
2048, 4096, 8192, or 16,384. When larger bloci sizes are
used, each directory entry can address mors data. This
reduces the amount of work that the BIOS must do, resulting
in reduced system response time. Therefore, a block size of
16,384 was chosen.
The "dsi" specifies the total disk size in terms of data
blocks. It is derived by dividing the total byte capacity
of the disk by the data block size. In this implementation,
the Winchester disk contains approximately 20 megabytes of
data storage which is subdivided between four separate
heads. Thus 4,193,280 bytes are allocated to the "D:" drive
and this figure is divided by 16,3S4 to produce 255 data
blocks
.
The next figure, 12S, indicates the number of directory
entries that are permitted on this drive.
The "cks" term determines the number of directory items
to be checKed on each directory scan and is primarily used
for detecting changed disks during system operations. A.s
the Winchester disk is permanently mounted, a value of zero
was chosen for this parameter.
Ihe "ofs" value determines the number of tracks to be
skipped when accessing the disk. In essence, it reserves
tracks for permanent storage. Irac.-c d is reserved since the
Remex requires it for internal system use and errors .viii
22

occur if an attempt is made to access it. On a floppy disJs,
this value is usually two as tracics and 1 are normally
reserved for the loader program.
E. THE STANDARD BIOS
The BIOS for CP/M-86 always begins at an offset of 2500
hex from the beginning of the CP/M-86 operating system. At
this location are twenty-one entry points used oy the CCP
and the BDOS to gain access to the BIOS functions. These
entry points form a jump vector to otner subroutines in the
BIOS which contain the necessary code to interface with each
hardware device.
There are three types of functions in the BIOS: system
initialization/reini tal ization, simple character I/C and
disic I/O. Several of these functions are normally not
implemented in most microcomputer systems, while others
require extensive and quite different code implemeniat ions
for each separate device. The BIOS also contains the Dis^
Parameter Tables which represent the physical description of
the disk drives. Finally, located at the end of the ^lOS,
there is a scratchpad area for certain BDOS operations.
Figure 2.4 shows the memory map of tne BIOS.
In order to simply access a diskette, several functions
located within the BIGS may have to oe performed. For
example, to access the directory of a diskette, the BDOS
will require the following functions to be performed by the
BIOS: SELDSK, HOME, SETTRK, SETSEC, SETDMA , 3ETD,^AB and
23















Memory Map of the Standard BIOS
READ. [Ref. 6: p. 60] For each function executed, the BIGS
will have to determine which physical device is being
accessed and then Jump to or call the subroutine which
contains the code for that specific device. For example,
suppose a simple READ function is required hy the BCOS . It
will initiate a call to the BIOS READ entry point wnich in
turn will vector the call to the READ subroutine. Here the
BIOS will determine which physical device corresponds to tne
CP/M's logical drive and then jump to tne appropriate code
to read data from that specific device. (See Figure 2.5)
This procedure is very logical and maices it easy for a












code for initializing all devices
ret
wri te:










code for reading device f*l
ret
READ_DEVICE #2:
CODE FOR READING DEVICE #2
BET
read_device #3
code for reading device #3
ret
Figure 2.5
Path of CCP or BDOS Function
Call in the Standard BIOS
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code. However, problems arise If the hardware configuration
must be altered. Sverytlme the configuration changes, the
code for each function in the BIOS must be rewritten. This
can be a time consuming task. In addition, assumptions made
concerning the Implementation of one configuration may lead
to errors in another configuration should those assumptions
no longer be valid. These errors ,Tiay also be extremely
difficult to locate and correct since all code is usually
intermixed and the exact order that the CCP and 3D0S call
various functions in the BIOS is not known to the user.
F. BIOS ALTERATION
Elcklin and Neufeld attempted to develop a table driven
BIOS. In a manner of speaking they succeeded. However, the
only devices that are permitted in their device table are
additional Intel MDS double density disk drive syste.Ts and
MBB-60 bubble memory storage devices. Attempting to
integrate another device such as the HZI^EX Data Varehouse,
leads to the same problems which were mentioned earlier.
To alleviate these problems, a completely table-driven
BIOS was developed in which only minor and straight-forward
changes would have to be made in order to change hardware
configurations. This was accomplished by extracting out all
the device-dependent functions of the BIOS into separate
files for each unique device. Specifically, these functions
were INIT, SELDSK, HOME, SELTRK, SELSEC, READ, and WRITE.
Functions such as WBOOT are not dependent upon a particular
26

device and do not have to-be extracted, while functions such
as PUNCH and READER are not Implemented.
In the hardware configuration for this thesis, three
separate files were required. These were M3S0DSK.Ae6,
RXFL0P.A86, RIHARD.A86. These files each contain the
necessary code to execute the seven device-specific
functions for the MBB-e0 bubble storage device, the Remex




















Memory Map of the Table-Driven BIOS
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floppy dlsic drives, and the Remex hard disk, respectively.
An additional file, CPMMAST.CrG, is also now required. It
contains tables of labels waich correspond to the physical
memory location of the seven functions for each device used
in a given hardware configuration. The label tables used in
this thesis can be found in Appendix C. Figure 2.6 shows
the memory map of the table driven BIOS. In the "BIOS, the
assembly language instruction "include" is used to
incorporate the label tables and device-specific code for
the seven functions into the system.
For example, when a call is made to read Device #2 from
the CCP or the BDOS , the call is vectored as was done before
through the jump vector to the READ subroutine of the BIOS.
However, after determining the physical device to be
accessed, instead of junping directly to the desired code, a
call is now made to the device specific code located in the
included device's Ac6 file via the Read Table which is
located in the file CPMMA3T.CFG. The final address of the
call is determined by the offset of device number into the
Read-Table, which provides the label or 16-bit address of
the actual code needed for reading Device #2. (See Figure
2.7)
To alter the hardware configuration, only one line in
the BIOS must now be changed for each device, that being the
corresponding "include" statement. The other changes which
are required, are located in the label tables and the Disk
28







> JMP READ >
Jmp wboot
init:
call to init label table
ret
wri te;
















> READ_EZVICE #2 >
read device #3 !
< <
include device #1
code for seven device specific functions
INCLUDE DEVICE #2
init_device #2
code for init ializingr Device #2
write_device #2
code for writing to Device 42
> READ_DEVICE #2
CODE FOR READING DEVICE #2
Figure 2.7
Path of CC? or BDOS Function
Call in Table-Driven BIOS
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Parameter Tables. For each device included in the BIOS,
there must he a corresponding label for an abstracted
function. These labels must he correctly ordered and
properly identified. Naturally, when hardware is
implemented into the system for the first time, the initial
code for performing the seven device-specific functions must
he written. But once written, the new device can he added
or deleted from the operating system with very little
effort. The fact that all code for each device is completely
Independent of other devices, aids in detecting, locating
and correcting errors. Actual experience has shown that
once the code for a device has heen written, going from one





A. GENERAL HARDWARE CONFIGURATION
The hardware configuration utilized in this thesis
consists of four iSBC 86/12A Single "Board Computers, a MBB-
60 Bubbl-Board, a 32K byte common memory board, and the
RSI^lil Data Warehouse memory stora^-e device with Multibus
Interface Card Assembly. The components are all Multibus
co.Tipatible and were placed in an iCS-80 Industrial Chassis
for system operation. Figure 3.1 depicts the physical
hardware configuration. Taole 3.1 describes the logical-to-
physical mapping between the CP/M representation of the
system and the actual physical hardware.
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CP/M's Logical ! Actual I Actual
! Device Number ! Drive ! Physical Device
i 1
A: 1 MBB-60 Bubble Memory
1 1 i B: I Hemex Floppy Eisic Drive
I 2 ! C: 1 Remex Floppy DisK Drive
} 3 ! D: 1 Remsx Hard Disk Head
! 4 i E: I Remex Hard Disk Head 1
! 5 ! F: ! Remex Hard Disk Head 2
1^ 6 1 G; 1 Remex Hard Disk Head 3
B. INTEL 86/12A SINGLE BOARD COMPUTER
The Intel iSBC 86/12A Single Board Computer is a complete
computer system constructed entirely on a single Multibus-
compatible circuit board. It is designed to operate as a
standalone system, a bus master in a single bus master
system, or a bus master in a multiple bus master system.
The board itself contains an Intel 8066 16-bit
microprocessor, 64K bytes of dynamic RAM memory, 16K bytes
of EPROM memory, both serial and parallel I/O ports, a
programmable timer and interrupt controller, and a Multibus
interface controller.
Onboard RAM memory is located between and 0ffffh and
the EPROM between FFC00h and FFFFFh within the 1-Megabyte
address space available to the Intel 8066 microprocessor.
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If the local processor attempts to address memory outside of
these ranges, a Multibus access will result. The onboard
RAM is dual-ported, and therefore is accessible to the local
processor via an internal bus, as well as, to any external
Multibus master via the Multibus. In this latter case, the
onboard RAM is operating in the RAM-Slave mode. Any
collisions that result when the RAM is simultaneously
accessed by the local CPU and the Multibus are resolved by
hardware in favor of the local CPU.
Vhile the location of RAM relative to the local
processor is fixed between and FIIFh, it can be switch-
and- jumper configured into any 12SK segment of tne 1-
Megabyte address space relative to the Multibus. In
addition, none or all of the onboard HAM, in segments of
16K, may be reserved strictly for local CPU use. Since the
major objective of this implementation was to produce a
CP/M-based multicomputer system in which each computer
operates totally independently of the others, each iSBC
86/12A was configured to make all of the onboard RAM
inaccesible to the Multibus.
C. MBB-80 3U3BLS MEMORY STORAGE DEVICE
!• general Description
The M33-80 Bubbl-Board is a complete bubble memory
storage device designed to be compatible with all 8- and 16-
bit microcomputers that utilize Intel's Multibus
architecture. The board consists of eight (8) TI30203
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bubble devices and the necessary control, buffering, and
Multibus interface logic. The host CPU interfaces with the
MBB-60 controller via merrory-mapped I/O utilizing any
sixteen (16) consecutive user-defined addresses within the
1-Megabyte system address space. These sixteen (16)
addresses correspond to the sixteen (16) registers in the
bubble memory controller that are utilized in support of the











2. Read /Write Logic
Read and write operations with the MB3-80 are
accomplished by specifying a particular bubble device number
and page number (18 bytes) to read from or write to. The
MBB-60 controller provides the ability to read or write in
either a single- or multiple-page mode by using a byte-by-
byte transfer into a FIFO buffer located on the MBB-8^ board
itself. The single-page mode can be implemented in a
straight-foward manner without the need for addtional
supporting hardware or software. However, the multiple-page
mode requires that certain timing requirements must be
adhered to by the host CPU when communicating with the MBB-
60 controller. During a data transfer, the host must
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respond to interrupts generated by the MBB-80 every 160
microseconds which signal the completed transfer of one byte
of information in a multi-byte transfer. These interrupts
can be generated on the Multibus and handled by the
Programmable Interupt Controller (PIC), or the host CPU can
poll the controller interrupt register (offset 0fh) to
determine if an interrupt has occurred. The single- and
multi-page polled modes were inplernenled by Hiciclin and
Neufeld [Ref. 2]. The final version of their system
utilized the multi-page polled mode and tnis was
subsequently employed in this implementation.
3. C?/Mr36 ConDatibility
In order to effect a data transfer, the MBB-80
controller must be given a device and initial ^a^e number to
locate the position where the data will be read from or
written to. On the other hand, C?/M uses a tracic and sector
number to access data during a disic access. Therefore, a
mapping must be made from the CP/M tracic and sector number
to M3B-80 device and page numbers if the CP/M operating
system is going to be used to access data on the MBB-80
Bubbl-Board. Hicklin and Neufeld [Hef. 2] decided to use
the bubble page number as the smallest addressable unit for
each data transfer and the basis for the MEB-50 memory
organization. Since each physical bubble page is eignteen
(18) bytes long, a logical CP/M sector of 126 bytes consists
of eight (8) bubble pages of which the last sixteen (15;
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bytes on the last page are not used (i.e. wasted).
Therefore, the 640 bubble pages per device are mapped- into
80 logical CP/M sectors per device. Futhermore , it was
decided that each MBB-80 "traclc" would consist of 26 sectors
which corresponds to the number of sectors per track on a
normally-formatted single-density floppy disk. Another
design decision was tnat all MBB-80 traces would be
completely contained on a single bubble device. Since there
are 26 CP/M sectors per track and 60 sectors per bubble
device, this results in three (3) tracks per bubble device
with two (2) sectors not used or wasted on each device.
Therefore, based on these design decisions, tne total
9
capacity of the MBB-80 Bubbl-Board is 76K bytes on 24 tracks
(S devices x 3 tracks per device) with a total of 14k bytes
wasted. Eicklin and Neufeld's final memory organization for
the MBB-S0 is shown in Figure 3.2. Disp'ite its
inefficiency, this configuration was adopted for this
implementation since the principal function of the bubble
memory is to provide a convenient method of booting CP/M-86
on our master iSBC 86/12A. Hammond [Hef. 3] has shown that
there is a more efficient way to organize the MBB-e0 in his
work on utilizing the MB3-80 as a snared resource in a
multi-microcomputer system. However, this would have
necessitated the design and iirplementati on of a new
bootstrap loader program to be placed in the iSBC S6/12A
36
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D. RSMEI DATA WAREHOUSE
1 • general Description
The REMEI Data Warehouse is a mass storage memory
unit containing a fixed Winchester disk drive, two (2)
flexible diskette drives (single- or double-sided), and a
microprocessor controller that services all drives. The
^remory capacity of the fixed dis£ is approximately 20
megabytes and the flexible diskettes can be formatted to
contain up to tv/o (2) megabytes of storage. IBM standard EM
encoding is used for the single density floppy diskette
while MEM encoding is atilized for the double density
diskette and the hard disk.
The fixed disk'is a 14 inch enclosed disk utilizing
Winchester technology and is composed of two recording
surfaces. Each surface has two (2) recording heads which
can each access a total of 213 tracks. Each track can
contain up to 24K bytes of information. However, only 210
tracks can be referenced for normal read/write operations.
The hard disk sector size is switch-selectable to either
128, 256, 512, or 1024 bytes per sector. The total storage
capacity for the various sector sizes is shown in Taole
3.2. In addition, the floppy diskette controllers are also
switch-selectable to handle either single or double density
diskettes. It is extremely imP2i:I§nt that these switch




REMEI Hard Disk Sector Selections
1 Sector Siza . Sectors/T rack ! Capacity i
} 128 104 I 10. 7M bytes !
j 256 67 i 14. 4M bytes 1
1 512 39 1 16.8M bytes !
! 1024 21 I 16. ir^ bytes I
^isk and diskette for the read/write operations to function
correctly.
The REM2X Data Warehouse (RDW) is designed to
transfer all data and co.Timand structures to and from the
host computer via direct memory access (DMA). To initiate a
RDW operation, the host computer builds a command packet
within its local memory. This packet contains all the
information necessary to effect an RDW operation. The host
then sends the address of the command packet to the RDW via
an interface board utilizing programmed I/O. When tne RDW
is ready to accept packets, it inputs the command packet via
DMA, performs the required function, and transfers any data
via DMA. When the function is complete, the RDW indicates
this by noting it in the com.mand packet status word or oj
generating an interrupt on the Multibus. Packets can be
queued in the RDW up to a maximum of eight.
Some other important features of the RDW include:
— Dynamic data buffering (2K x 16 bit buffer)
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allows a continuous transfer under varying CPU
conditi ons .
— Dynamic buffer protects against data overrun and
underrun preventing loss of data without host
coirputer intervention.
— \llows data transfers in large blocks of up to
64K words with a single command. Heads are
automatically advanced as necessary.
— Automatically seeks to tracu:(s) required in
command packet
.
— Permits chaining packets together in
noncontinuous memory.
— Ability to format entire disk with a single
command .
—Automatic verification and assignment of
alternate tracks to cover bad tracks.
2. Command Packet Crganization
The basic structure of the command packet is shown
in Figure 3.3. Word is composed of a modifiers section, a
function code block , and a logical unit section. The
function code blocK specifies which of the six (6)
particular REMEX functions is to be performed. These
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A program in the RDV interprets the function number
and determines how many words are required for each specific
command packet. The modifiers section contains information
on packet chaining, program control interrupts, disabling of
error routines and an "end" marlcer which specifies a single
packet or the last packet in a packet string. The logical
anit can be either 0, 1, or 2. A zero always corresponds to
the hard disk. However, the floppy diskette drive can be
operator-configured to respond to either logical unit number
1 or 2. This is accomplished by the Eevlce Logical Unit
Switch located on the front panel of the RDW.
The status word is divided into the least
significant bits (3-7) and the most significant bits (S-15).





1 Bit No. 1 Description !
i !
Normal- CompletionIII Not Assigned i
i 2 1 Controller Error j
1 3 1 Drive Error 1
1 4 i CRC Error 1
! 5 1 Illegal Pacicet 1
1 6 1 Bad Track During Format !
I
7 ! Not Assigned i
represents a particular status which is indicated in Table
3.^ Bits 3- 15 represent the hex code that corresponds to
the error definitions given in Table' 3-6 of Reference 7.
Words 2 through N are function dependent and the
number of words per command packet varies widely between RDW
operations. In the version of CP/M developed in this thesis,
only the Read/Write function are implemented and are used to
access and transfer data. However, additional utility
programs were written which utilize the other functions to
format the hard disk (RX?ORMAT .CMD ) and to execute the
built-in maintenance programs (RXMAINT.CMD) of the RDV.
The format of the Read/Write packet is shown in
Figure 3.4. The description of these two operations is












8 7 4 3
Modifiers I function | Unit .
Status Word
Track Number
Head Number I Sector Number
Memory Address of Data (16--bit)
I Ext Memory Addr Bits
Transfer Word Count (# of 16-bit words)
Figure 3.4
REMEI Read/Write Packet
placed in the function code block of packet word and for
a write operation a two (2) is used. Both operations are
permitted in blocks of up to 64K words. Any head switching
or advancing which may be required is automatically
performed by the RDW disk controller.
RDW track numbers are assigned from 1 to 210 for
normal data transfer operations. Track is always reserved
for a loader or system program and can not be addressed
during a normal read or write operation without generating
an error. Presently, the hard disk is formatted for 512
bytes per sector which corresponds to 39 sectors per track.
Head numbers for the four RDW heads run from d through 3.
Data addresses are a 24-bit representation of the 20-bit
address structure supported by the iSBC 86/12A and Multibus
architecture. The transfer word count is the number of 16-
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bit words that are to oe transferred. Tor accessing the
hard disi, a transfer word count of 10eh was placed in the
packet built by CP/M. This figure corresponds to a single
sector (512 bytes) or 256 16-bit words on the hard disk,
which is equivalent to the CP/M-86 Operating System view of
512 8-bit words.
3. Multibus Interface Card -Assembly
The command packets are sent to the RL* via a
Multibus Interface Card Assembly. The interface contains
ail 'the necessary buffers, registers and control logic
required for the transfer of data, status, addresses and
commands between the REMEX Data Warehouse and the iS3C
66/12A Single Board Computer. Tne interface operates in both
a programmed I/O mode and a DMA mode. All data, status, and
commands are transferred by DMA, while packet addresses and
the interface Command/Status information are transferred via
programmed I/O. During these transfers, the Multibus
Interface acts as a bus master in the DMA mode and as a bus
slave in the programmed I/O mode [Ref. 8]. Registers are
provided for data, packet address holding, and DMA
addresses. A DMA address counter (20 bits) allows memory
addressing of up to 1-Megab/te. Control logic for DMA, bus
timing, interrupt control and device address selection is
also provided. Selection switches are available to alter
the interface base address, interrupt priority level, and the
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DMA throttle which governs how long the interface must wait
oetween DMA transfers.
In the programmed I/O mode of operation, the
Multibus Inteface responds only to I/O port addresses.
Switches, as mentioned above, are used to set the base
interface port address. The standard addresses for the
Command/Status Register are port address 070 Ueast
significant byte) and port address 071 (most si^-nificant
byte). The standard addresses for tne Packet/DMA Register
are port addreses 372 and 073. A more thorough description
of the contents of these registers is given in Table 3-2 of
Reference 7.
The DMA Throttle Select is used to select the number
of Multibus accesses that must be completed between
consecutive DMA transfers by the Multibus Interface. A
selectable range of 2-15 transfers is provided. The standard
is 1 host Multibus cycle between interface DMA cycles. This
is contrary to the explanation given in Section 2.3.3 of
Reference 7. In this section, the DMA throttle is presented
in terms of "number of processor cyles" instead of Multibus
accesses.
4. Command Paciet Execution
To execute an operation contained in a command
packet, the host computer must first test the Packet Address
Ready Flag (port 070) which indicates whether the RDW is
ready to accept and process command packets. If this flag
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is set (1), the host loads the extended address bits (bits
17-20) of the compiand packet into the Command/Status
Register (port 073). Then the least significant byte
followed by the most significant byte of the 16-bit address
of the command packet must be loaded into tne Paciset/DMA
Register (ports 272 and 073 respectively). This sequence
must be followed exactly because once the rost significant
byte is loaded into port 373, the interface board sis-nals
the RCV that the address is complete and ready to be
transferred.
Upon receiving this signal, the RDW will read the
address which was placed in the ports of the interface
board, fetch the command packet located at that address, and
perform the operation specified in the function code blociC
of the packet. When the operation is complete, an entry is
Tiade into the command packet status word (word 0) indicating
the success or failure of the operation.
E. ICS-S0 INDUSTRIAL CHASSIS
The iCS-83 Industrial Chassis consists of four (4=; four-
slot iSBC 504/614 Cardcages, four fans, a power supply, a
control panel and a 19" RETf^A (Radio-Slectronics-Television
Manufacturers Association) -compatible chassis. The control
panel consists of an on/off/lock key switch, interrupt and
reset pushbuttons, and halt/pwr on/run LED's.
The development system was designed to support a modular
microcomputer- based system. Any combination of plug-in
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modules which are Multibus -compatible may be installed
including single board computers, memory expansion boards
and peripheral interface boards. The iSBC 604 Cardcage can
accomodate four (4) iS3C circuit boards and has an external
plug which allows additional iSBC 614 Cardcages to be added
to the chassis. The laooratory system used in support of
this thesis is composed of a single i35C 624 Cardcage and
three (3) iS3C 614 Cardcages which allow a total of 16
circuit board slots. These cardcages comprise a bacicplane
assembly that conforms to the Intel Multibus specifications
and provides slots for both Mutibus master and slave boards.
The master slots are odd-numbered and the slave positions
are even-numbered for easy reference.
A master board is one which is capable of acquiring and
controlling the Multibus, while a slave board can only be
referenced by commands on the Multibus (i.e. memory
expansion boards). The iCS-60 Chassis can be used with
rraster boards operating in either a serial or parallel
priority resolution scheme. In the serial mode, Multibus
access contention is resolved by the board placement within
the cardcage. However, an external priority resolver
network is required to implement the parallel priority
scheme. In this implementation, a random priority network is
used to arbitrate the contentions for the Multibus. Most
importantly, one of tne above priority resolution schemes
must be implemented or the interaction among the iS3C boards
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in the cardcages will not "be correct. For further





!• ?IQgI§03 P§Y§lPP[n?3.^- S:fStem
During the initial stages of this thesis, it was
planned to expand the woric done "by Hiciclin and Neufeld [Ref.
2] to incorporate the REMEI Data Warehouse Tienory storage
unit. They nad developed a reconf igurable "table-driven"
C?/M-e6 BIOS that supported the MBB-80 Bubbl-Board and the
Intel 1202 double-density floppy disk controller. It was
initially believed that other I/O peripheral devices could
be easily included in this BIOS with a minimum of effort.
Within the proposed development system, the MB5-33 would
serve as the principal storage medium for newly designed
programs and would provide an easy method of booting Hicilin
and Neufeld's CPM.SYS within the iCS-60 chassis.
However, this development strategy had several
deficiencies. Utilizing this hardware/operating system
configuration, program development would be limited to the
MCS or iCS-60 systems and the CPM-e6 utility programs which
they supported. Presently, the only compatible text editor
available is the text editor distributed by Digital
Research, ED.CMD. This editor is very primitive, extremely
hard to use, and completely unsatisfactory for extensive
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program development. Therefore, an alternative development
system was required.
It was decided to use the WORDSTAR text editor on
the MP/M Multi-user System to create the needed software
programs. This system provided several advantages over the
MDS system. First, WORDSTAR offers functions which would
significantly increase productivity and allow errors to he
quickly corrected. Second, M?/M-compa ti ale versions of A3M-
£6 and GENCMD utilities would enable programs to be written,
assembled, corrected, and converted into executable OMD
files prior to their transfer to the bubble memory. Third,
since the MP/M system is a multi-user system, it did not
present the availaoility problems associated with the
single-user systems such as MCS
.
Ultimately, this software development scheme also
proved to be unsatisfactory, as numerous steps had to be
taken to move an assembled program from the MP/M system to
the MBE-60 board. Since only MP/M and MDS single density
diskettes were compatible, assembled programs first had to
be transferred from the MDS single density system to the MDS
double density system using the laboratory utility program
SDXPER.COM. This required that the MDS double density system
be configured with an Intel S0S0 processor. Once the
program was transferred to a double density diskette, the
MDS double density system had to be reconfigured for use
with the MEB-SZ bubble board and an iSBC e6/12A. After
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reconfiguring, the program could now oe transferred from the
double density diskette to the bubble memory. At this point
the MBB-30 was physically moved to the iCS-80 chassis.
Finally, the operating system could be loaded and the
program executed under DDTSe.
Besides being time consuming, the above process
monopolized much of the laboratory's equipment. Thus, if
the equipment needed to make the transfer was in use,
program testing could not be carried out. However,
initially, it was the only method available and therefore
had to be employed.
2. Verify MB3-S0 Operation
The objective of this section was to verify the
proper operation of the CPM.SIS developed by Eicklin and
Neufeld. The double density MDS system was configured with a
single iSBC 66/12A (#1), the MBE-Se bubble memory, and the
1202 Floppy Disk Controller. The system was successfully
booted from the 957 Monitor in accordance with the
procedures given in Reference 11 by executing the command
G-FFD4:0. However, the bubble memory could not be accessed
using any of the CP/I^ built-in commands. After inspection
of the BIOS, it was evident that the final version of the
C?/i^-e6 BIOS submitted did not support the r^B3-ee
.
Therefore, the CPM.3Y3 had to be reconstructed.
The files DKPRM.DEF and CCNFIG.EZF were first
checked to ensure that the desired hardware configuration

was accurately reflected in the Disk Definition Tables, the
Disk Tables, and the Bubble Tables. Once this was completed,
the file MBBI0S.A66 was reassembled and was then
concatenated with CPM.H86 using PIP.COM. The resulting nex
file was then converted to an executable CMD file and
renamed CPM.3YS,
To ensure that all possible errors were avoided
prior to system ini tializat io r^ , it was decided to reformat
the MlB-60. The program MBc0FMT.CMD was executed, inserting
3000h as the MBB-30 controller base address. Once
formatted, the CP/M loader program MBS0LDR.CMD was placed on
tracks and 1 of tne MEB-80 utilizing tne LDCOPY.Cr^L
utility. The reconstructed system was booted and functioned
normally.
3. Modification of the ^lOS for Use in the iCSr£0
As envisioned in the program development process,
new programs would be transferred to the MDS double density
system using a laboratory utility program. These programs
could then be placed on the MEE-e0. The MBE-e0 would then
have to oe physically moved to the iCS-60 chassis. By
entering the command GFrD4:4, CP/M-e6 could be booted and
the programs executed under CP/M or CDTa6.CMD. However,
since the MB3-S0 would be the sole memory storage device in




The changes that needed to oe made were located in
two rrajor areas of the BIOS. First, the file DKPRM.D5F which
contained the disk definition statements for each logical
CP/M dlslc drive had to changed. The number of logical
devices was changed to 1 and the disk definition statement
for the MBB-60 was entered as CP/M logical drive (Drive
A;) indicating that the MBB-e0 was the only "drive" in the
system. The other changes were made to the Disk and 3ub'ble
Tables contained in the file CONFIG. DEF. Eic^lin and
Neufeld had created these tables to identify whether C?/M
logical drive numbers where either MEB-30 devices or 1222
controllers. These tables would support any hardware
configuration of MBB-S0's and 1202 contollers up a total of
16 disk drives (maximum for CP/M). However, other peripheral
devices such as the REMEX Data Warehouse could not be
supported as was initially believed.
Once these changes had been made, the BIGS was
reassembled and used to create a new CPM.SYS which was
placed on the bubble memory. It was subsequently tested and
it functioned normally.
4. REMEI LowrLevel Routines
Concurrently with the work on the MBB-a^, low-level
read/write routines were written and executed which accessed
the REMEX Data Warehouse memory storage unit. This work was
accomplished on the iCS-80 chassis using an iSBC a6/12A
single board computer and the REMEX Multibus Interface Card
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Assembly. At first only the most primitive operations were
performed, since there was no permanent memory in the
system. Using the 957 Monitor program, small programs were
executed to examine the various values contained in the
interface status registers. Once the new MBB-60 CPM.SY3 was
available, more comprehensive programs were written which
could build command packets, transmit command paciet
addresses to the interface beard, and checH: the pacicet
status word for function completion. The basic logic of the
read/write functions was discussed in greater detail in
Chapter 3 and the logic diagram is snown in Jigure 4.1.
A command packet was built which would write a very
simple set of characters to a particular head, track, and
sector number of the RSMEX hard disk or a track and sector
number on the floppy disKette. Usin^- DDTS6.CMD, the ccmmana
packet was then altered to produce a read operation which
would retrieve the previous message from the RDW and write
it to a selected memory address. rDT86.CME was also
extensively used to monitor packet construction and memory
content. With each successful transfer, larger blocks of
data were transferred until it was concluded that the
operations were being correctly performed. Altho-igh so^e
progress was made, the program turn-around time resulting































































The development mechanism that had been used up to
this point was tedious and t ime-comsu.Tiing. The time
required to repair errors discovered while wording on the
iCS-e0 was too excessive to support cohesive program
modification. It also became evident that the concepts used
oy Hiclclin and Neufeld in the development of their "BIOS were
not sufficient to meet the objectives of this thesis.
Although it was presented as a model for a very flexible
system, the BIOS actually only supported MB3-6C bubble
memories and 1202 floppy diskette controllers. Inclusion of
additional peripheral devices would have required major
modification to the BIOS. Furthermore, even if these
modifications were made, each time a device was added or
deleted from the system, the code within tne BIOS for the
individual function calls would have had to be changed. The
many inconveniences of the program development procedure
coupled with the limitations of the Eicklin and Neufeld
approach in a varying hardware environment necessitated a
new BIOS design strategy.
Hammond [Hef. 3] had identified that certain device
specific code could be extracted from the "core" of the BIOS
without affecting function operation. This was accomplished
by indirectly vectoring BIOS calls to the proper subroutines
via a table of labels. Hammond had extracted the READ,
WRITE, and INIT BIOS functions and constructed the
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appropriate tables in a separate file named CONFIG. DEF.
This file was then assembled with the PICS by means of an
"include" statement.
Next, let us examine the HEAE function in greater
detail to see exactly how this BIOS works. Figure 4.2
contains the code for the READ function in the "core" BIOS









Table-Driven 3I0S Read Code
This controller supports two floppy disi: drives
which correspond to CP/M logical drives and 1. This
correspondence is set up in the Disk Definition Tables. Also
prior to the 3D0S call to the BIOS READ function, the
desired drive nu-nber has been stored in a 3I0S variable
called "unit". The value of "unit" is first placed in the
"bl" register. Next, it is doubled since each label in the
read_table represents the 16-bit address of the device-
specific read functions. A call is now made to the
read_table using the offset contained in the "bx" register.
This table entry then indirectly addresses tne appropriate
subroutine for the desired "unit". For example, if CP/M
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logical drive 1 (B:) is selected, the read call is
indirectly addressed to the subroutine label located at an
offset of two (2) in the read_table. The read_table is
shown in Figure 4.3. Notice that since both CP/M logical
drives are floppy disk drives, the read call is vectored to
the same subroutine.




Through the use of a table-driven BIOS, the
configuration flexibility needed for this application could
be achieved. The use of the indirect call allows all device
specific code to be isolated in a single file. Therefore, a
separate file can be constructed for each unique peripheral
device and can be included in the BIOS by the use of the
"include" assembly comnand. An additional benefit of this
type of approach is that it allows for the systematic
addition or deletion of hardware devices to or from the
system without disturoing the basic "^lOS code.
The table-driven concept also provided an improved
program develpment scheme and a more logical approach for
the implementation of the RSMSX Data Warehouse memory unit.
Hammond had previously written the code to support the Intel
1201 Floppy DiSiC Controller. A spare i2gl controller was
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available and was placed in the iCS-80 chassis. With a few
minor modifications to the BIOS, it was operational in a
very short time. Since both ALTOS and MDS single-density
diskettes were fully compatible, programs could now be
written, assembled, and converted to executable code and
then be taken directly to the iCS-S0 for execution. This
reduced the amount of time needed to correct errors or
modify a program and greatly facilitated code generation.
Because devices could be added to the "BIOS
independently, it was decided to utilize the 1201 floppy
disk drive as a developmental aid and to subsequently
implement the R2MEX floppy disk first followed Qy the hard
disk. The MBB-e0 would be substituted for the i2ei once the
HEMEI interface was completed. This implementation scheme
is explained in more detail in the following sections.
3. INTERFACING THE HSM£X DATA WAREHOUSE
1 • IloPEZ Pis^ Pliye
During the testing of the initial HEMEX RZAD/WRITE
low-level routines, it was observed that the RSMEX would
only intermittently coirplete a packet operation. Wnen it
did not complete successfully, the program looped infinitely
checking the packet status word (see Figure 4.1) for a value
other than a zero, indicating that the RSMEX had either
completed the operation or that an error had occurred. When
multiple packets were sent out on the Multibus, completion
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codes were occasionally returned in the command packet
status word. Vhen DDT86 was used to trace through the Read
routine step by step, the same results were obtained.
However, this procedure did verify that command paciets were
being constructed properly and that the packet address was
being transmitted to the Multibus correctly.
Next, a Multibus Monitor Board was used to observe
the action on the Multibus and confirmed that all data was
correct. This led to speculation that either the interface
board was not transmitting the correct information to the
P.EMEI or the HEME! was not processing pacKets correctly once
it received the information from the interface board.
However, further hardware testing revealed that both the
REMEX and the Interface were functioning normally.
The source of the problem was found more by accident
than by design. Documentation [Ref. 8 : p. 2-4] indicated
that the Interface Assembly would wait from to 15 host CPU
cycles between consecutive DMA operations. The exact number
of cycles can be jumper selectable by the DMA Throttle.
Therefore, polling the packet status word for a completion
code was thought to provide sufficient CPU cycles to allow
the process to continue. However, when the wiring diagram
of the Interface Card Assembly was examined, it was
discovered that the DMA Throttle was controlled by the
number of Multibus cycles and not by the number of CP'J
cycles. Since the Throttle was set to the factory default
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position, one additional Multibus cycle was required before
the interface "board could execute its next DMA operation.
Because there was only a single host computer in the system,
no additional Multibus accesses were made. This explains
why marginal success was obtained by sending multiple
pacitets since this provided the additional Multibus
accesses. The DMA Throttle Jumper was removed which allowed
the Interface Card Assembly to respond immediately with a
DMA operation once it acquired control of the Multibus.
Subsequent paciet operations were successfully completed.
Once the READ/WRITE driver routines had been
debugged, the next step in the floppy disk implementation
was to incorporate these routines into the table-driven
BIOS. A separate "include" file called RIJL0P1.A86 was
established to contain the necessary device-specific
subroutines. Of the seven BIOS functions that had to be
addressed, only the READ and WRITE functions required code
in addition to that contained in the basic EIOS routines.
Each of the other functions were returned directly to tne
main BIOS.
The command packet was allocated memory space in the
data section of RIEL0P1.AS6. However, the packet parameters
had to be supplied from the BIOS variables in order to
access the file requested by the CP/M file manager. Figure
4.4 depicts the READ packet for the REMEX floppy disk drives




















REMEX Floppy Disic Read Packet
From Chapter 3, recall that word d of the command
paciet is composed of a rrodifiers section, function code
Dlocic, and unit id nunber. The value of 10h in the modifiers
section merely indicates that a single pacicet is being sent
and that all automatic error routines are in effect. The
function code block (1) specifies a READ operation. Since
the REMEI floppy disk drives were chosen to be equivalent to
CP/M logical disk drives 1 and 2 (B: and C:) for this
implementation, the C?/M drive number and the REMEX unit id
for the two floppy disk drives were equivalent. Therefore,
the desired CP/M disk number is directly inserted into the
packet. The 16 -bit BIOS variable "track" wnich contains the
requested track number is placed into word 2 of the command
packet. Word 3 which contains the head and selected sector
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number is formed by inserting a zero in the upper byte
indicating that the floppy disicette will only be addressable
on a single side and placing the BIOS variable "sector" in
the lower byte. The 20-bit address of the CP/M DMA buffer
which will receive the requested data is computed from the
DMA base and offset. The extended address bits (bits 16-19)
are entered in the lower byte of word 5. For example, if
the local memory of an iS^C 86/12A is configured to respond
to Multibus memory segment zero, the extended address bits
will be equal to 00h . However, if the local memory were
configured to respond to Multibus memory segment 1000, then
the extended bits would be 01h. The remaining 16-bit address
is placed into word 4 of the command packet.
Word 6 which contains the transfer word count caused
the most problems with the floppy dislc interface. The major
difficulty encountered was the direct result of poor and
misleading documentation. The REMIX technical manual for
the interface board indicates [Ref. 3 : p. 2-4] that the
REMSX can selectively transfer data to the host computer in
either 8-bit or 16-bit words by setting a single switch.
Since CP/M worics with 6-bit words, the switch was set
accordingly and a transfer word count of 12S S-bit words was
placed in the packet and sent to the REMEX. At first, this
seemed to work correctly because a directory of the diskette
was read without difficulty and files could be transferred
to and from the diskette without error. However, problems
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were encountered when attempting to execute a file that was
on the disicette. An error message of "FILE NOT lOUND" was
displayed intermittently. If a file was found, the program
would not execute correctly. In both cases, the system
partially crashed and no other operations could "be
accomplished, despite the fact that the prompt character
continued to function normally along with an occasional
error message.
The source of the problem was not readily apparent.
The operating system worked correctly until the directory
of the RZMEX floppy diskette was obtained or a file was
executed. However, no error code was being generated by
the REMEI. In fact, the success code that was being
generated indicated that the operation and data transfer was
being correctly accomplished. Executing the routines using
CDTS6 also indicated that the HEMEX was functioning
correctly and showed that the data was being placed in G?/M
DMA buffer.
Numerous changes and experiments were made
attempting to locate the cause of this problem. Printouts
of the diskette's directory were obtained without error.
Hardware was tested and retested with negative results.
Finally, a memory map of the operating system was printed
after obtaining the directory from a diskette in the MD3
single density disk drive system. This was compared to a
memory map of the operating system after the directory of
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the same dislcette was taken from the RSMEI floppy drive. It
was here that the error was uncovered. The RIMEI was
transferring 256 B-hit words into the EMA buffer space, not
the 128 8-bit words as believed. Thus, the extra data was
overwriting portions of the CP/M-a6 3I0S causing the system
to partially crash. The problem stems from the fact that
the REMEX wants to icnow how many 16-bit words it should
transfer. This is completely independent of how the REMEX
will transmit the data. Therefore, since a CP/M sector of
128 bytes is equivalent to 64 or 40h 16-bit words, 4:0h was
placed in word 6 of the command packet and no further
problems were encountered.
2. Hard Disk
Although the implementation of the hard disk was
very similar to the floppy disk drives, there were some
notable exceptions. First, the REMEX had a sector size that
was a multiple of the standard CP/M sector size of 128
bytes. This necessitated the use of a sector
blocking/deblocking routine to resolve this disparity.
Second, since the REMEX hard disk has four (4) separate
heads, the question of how to divide up the disk had to be
resolved. The most logical and straightf oward method was to
let each head represent a separate CP/M logical disk drive.
Each drive would then be able to address up to 4.5 megaoytes




Changes had to be made to the Disk Definition and
Configuration Tables. In the file CPMMAST.DEF, CP/M logical
drive numbers 3, 4, 5, and 6 were added to the table. Each
drive number had a disk definition statement that described
the physical storage capabilities of a single head of the
hard disk. The disk definition variables were determined as
presented in Chapter 3. Now, the "BIOS would support a total
of seven (7) peripheral I/O devices: an 1201 floppy disk
drive, two RSMEX floppy diSiC drives, and four HEMEX hard
disk drives. Later, the MBB-30 bubble memory would be
substituted for the 1231 disk drive. Also, additional
labels had to be added to tne tables in the file CPr^MAST.CEG
to vector the 5I0S function calls to the appropriate
subroutines located in the "include" file RXHARDl.Ac6.
The most difficult obstacle to overcome in this
portion of the implementation was to determine the RZMEX
hard disk sector size. The sector size can be either 128,
256, 512, or 1024 bytes. Initially, attempts were made to
reformat the hard disk in accordance with Reference 7.
Switches SI and 32 located on the Formatter II Card Assembly
were set to configure tne hard disk with a 512 byte sector
size. A program was then written which built a command
packet to execute the REMEI built-in formatting routine
[Ref. 7 : p 3-23]. However, repeated attempts failed to
produce a successful format operation. The REMEX also
supports a built-in maintenance program that tests the Eard
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Disk Format operation. When this program was run, multiple
error messages were returned indicating that the format
program was inoperative.
Since data had heen written to and retrieved from
the hard disk during low-level driver testing, it was
obvious that the REMEI had heen previously formatted. The
next step was to determine exactly wna t format was used.
This was not as easy as might he expected. During the power
up sequence, the REMEX will check the sector size switches
and configure its internal circuitry to process sectors of
that size even if the switch postions do not represent the
actual format of the hard disk. That is precisely why these
switches must match the actual physical sector size in order
for read/write operations to work correctly. This fact
caused considerable confusion in the interpretation of tae
error messages obtained by attempting to access the border
sectors (104, 67, 39, and 21 for sector sizes of 12S, 256,
512, and 1024 bytes respectively). However, it was finally
determined that the sector size was 512 bytes.
Since the REMEX sector size was a multiple of the
128--byte CP/M sector size, a sector blocking /deblocking
routine was needed to coordinate the access of CP/M sectors
with the physical sectors of the hard disk. In this case,
there were four (4) CP/M sectors contained on each hard disk
sector. On each BIOS call, the CP/M-66 3DCS includes
information that can be used to T3rovide effective sector
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"blocking and deblocking. The sector blociCing/deblocking
routine used in this implementation is distributed by
Digital Research in skeletal form [Ref . 6 : p. 70] .
The blocking/deblocking algorithms map all CP/M
sector read and write operations through an intermediate
buffer called "hstbuf". The size of this buffer is
equivalent to the RZiMSX sector size (512). During a read
operation, a 512-byte sector of data is read into the
"hstbuf" or nost buffer from the RZMEX hard disk. Since the
host buffer now contains four CP/M sectors, the desired 128-
byte sector is obtained by correctly offsetting into the
host buffer. This data is then transferred to the CP M DMA
buffer defined by the DMA base and DMA offsei variables.
Similarly, during a write operation, four CP/M sectors are
written to the host buffer. The data is then transferred to
the REMEI hard disi and stored on a single 512-byte sector.
Within the blociing/deblocking routine itself, the
values and variables which relate to CP/M sectors are
prefixed by "sek", wnile those related to the R2MEI hard
disk are prefixed by "hst". The SELDSK, SSTTRK, SETSEC,
SECTRAN, and SSTDMA entry point routines were transposed
into the REMEX nard disi "include" file. These subroutines
store values for later use and SECTRAN translates CP/M
sector values into the corresponding physical sector. The
READ and WRITE entry point labels were placed in the
read_table and write_table respectively, while the actual
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REMEX hard disk read and write low-level drivers were
incorporated at the REAC3ST and WRITEHST entry points.
The command packet was constructed frorr the
following variables: "hstdsk" which represents the host disk
number, "hsttrk" which is the host track number, and
"hstsec" which cooresponds to the host sector. The host disk
number is transformed into the appropriate head number and
is entered into the upper byte of word 3 of the command
packet. The memory segment and offset of the nost buffer
(hstbuf) is translated into a 20-bit address. The extended
bits (16-19) are entered into the lower byte of word 5,
while the remaining 16-bit address is placed in word 4 of
the command packet. For the REMEX hard disk, we want to
transfer 512 bytes or 256 16-bit words. Therefore, the
15
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REMEX Hard Disk Read Packet
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transfer word count (word 6) was set to 100ii. The RIMEX hard
disk Read packet is shown in yi^ure 4.5.
3. Initial MultiriSBC 66/12A Systerri
The above implenentat ion produced a CP/M-86 BIOS
that supported the MB3-80 bubble memory and the RSMEX Data
V/arehouse floppy and hard disic drives. The oriieinal master
iSBC Sei/12A (#1) was booted from the MBB-60 and had its
onbcard memory swit ch-ard-jumper selected to be accessible
from the Mulitibus beginning at memory segment zero. Data
transferred from the REMSX would be put directly into the
CP/M DMA or Host Buffers via DMA operations. The next step
was to introduce a second iS3C 36/12A into the systeir which
would also utilize the CP/M-86 operating system.
It was decided to use the 32K common memory to hold
a bootloader program that coulo. be usea by the slave iSBC
e6/12A computers to boot tne CP/M-66 system. A utility
program, LDCPM.A86, was written to place a copy of C?/M-o6
into common memory which was especially configured for the
slave computers. K second utility, LDB00T.A86, was used to
transfer a copy of the bootloader program ( BOOT .Ac6 ) into
common memory. The resulting common memory map is snown in
Figure 4.6. CPMSLAVE.CMD was identical to the CP/M-c6 system
used for the master iSBC 86/12A except that it supported an
iSBC 86/12A whose local memory was accessible from the
Multibus beginning at memory segment 1000h. When initiated








transfer the CP/M-86 slave system from common memory into
local memory begrinning at 40:0000h. Cnce the transfer was
complete, control would be passed to the BIOS to initialize
the system. It must noted that all these programs must
reside on CP/M logical drive D^^
This scheme, although utilizing the DMA capability
of the RSMEI to the maximum extent possible, would require a
different CPMSLAVE.CMD file for each iSBC 66/12A added to
the system. Each computer's local memory would have to be
placed in a separate 64K blocs within the one-megabyte
address space available to the Multibus and these page
numbers would be have to be entered in the lower byte of
word 5 in the command packet. This organization is somewhat
awicward and exhausts a lar^e portion of common memory if
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several computers are used. Therefore, a more acceptable
alternative was needed.
C. STNCHRONIZATION AND PROTECTION
1. Synchronization of Read/Write Operations
With two active iSlC 86/12A computers in the system,
the synchronization of read/write operations had to >e
addressed. Since the 3EMEX could queue up to eisht (3)
command packets internally, it was initially felt that this
feature would provide adequate synchronization of the I/O
requests from the independently operating computers.
However, when simultaneous multiple transfers were attempted
between the CP/M hard disk logical drives, sporadic errors
occurred. Inspection of the READ and ¥RITE routines in the
hard disk "include" file (RXEARDl . A66) revealed that there
was nothing to prevent a clash of both iSBC 36/12A coirputers
if they simultaneously attempted to send a command packet
address to the REMEX Interface Card Assembly. Since the
packet addresses were sent in three (3) single-byte Multibus
transfers, it was indeed possible for the values sent to the
interface board to become intermixed. Also, once the most
significant byte of tne packet address is sent, the
interface immediately signals the REMEX that tne packet
address is complete and ready to be transferred. However,
this may not be the case. Consider the case where computer
#1 has transferred the extended address and the least
significant bytes of the packet address to the Packet/Lf^A
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Register. Computer #2 then sends the extended bits of its
packet address. Since each computer's memory begins on a
different page, the extended bits will be different for each
iSBC e6/12A. Computer #1 now regains control of the Multibus
and sends its most significant address byte. The Remex will
now read the packet located in computer #2's address space
rather than the packet in computer #l's address space. This
will certainly cause severe problems.
Initially, the section of code used to send out the
packet address was identified as a critical section. A
semaphore was then defined to control the access to the
critical section. In order that all active iSEC 66/12A
computers could have access to the semaphore, it was placed
in common memory and could take on a value of either or 1
indicating that the resource was either busy or free
respectively. If it was a 1, the requesting computer would
set it to dy send the three bytes of the packet address, and
then reset it to 1. If the requestor found that the
semaphore was equal to 0, it would delay and then recheck.
This checicing process was implemented using the LOCK XCHG
instruction to provide exclusive use of the Multibus.
When simultaneous multiple file transfers were again
attempted, errors still occurred indicating that there was
still some interference on the Multibus. This probably
occured when the registers of the interface were set up for
a DMA data transfer and a packet address was then written

into the Pacicet/DMA re^jister before the data could be
transfered. At any rate, a more inclusive synchronization
scheme was required to ensure that a single iSBC e6/12A
read/write operation could be completed without encountering
contention from the other computers in the system.
Since it was desirable to have all iSBC e6/12A
computers configured alike, it was decided to adopt a
software approach to the synchronization problem rather than
the conventional monitor approach. The method chosen was
based on sequencers and eventcounts [Ref . 12] . This method
is modeled after the "ticiet/server" system used in many
stores where services are performed. When the customer
arrives, he takes a numbered ticket and then waits for his
number to come up before being served. The server works in
ticket number order. The implementation of this scheme is
very straightf oward and nad been previously used by Hammond
[Ref. 3]. Two 16-bit counter variables, "ticicet" and
"server", were placed in common memory. The value was
reserved for the ticket number indicating that another
computer was presently modifying the ticket number.
Exclusive access to the ticket number was provided by the
LOCK XCHG instruction. An algorithmic language
representation of the sequencer routine is given in Figure
4.7. The delay used in the Await Subroutines was used to
prevent Multibus contention. "Request" is called prior to
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shared resource. Once the operation is complete, "release"
is called to free the resource by incrementing the server
number which allows the next I/O function to be executed.
When the sequencer code was implemented into the read/write
routines for each of the peripheral I/O devices, no further
errors were noted.
2. Common Memory Head/Write Routines
As alluded to earlier, ;he CP/M-S6 BIGS which ises
DMA operations to transfer data between tne iSBC e6/12\
computers and the Remex Data Warehouse requires a unique
BIOS for each computer in the system. This places a severe
limitation on further system expansion and complicates the
system configuration control requirements. Futnermore, this
type of implementation requires that at least a portion of
the iSBC 66/12A's local memory be accessible to the
Multibus. One of the principal goals of this thesis was to
provide a system in which all computers were isolated from
one another. Obviously, this implementation does not support
this goal. It also results in an awkward bootloader
arrangement in common memory and requires that all versions
of CP/M-e6 needed for system operation be accurately updated
should any changes or modifications occur. Therefore, a
more acceptable BIOS implementation had to be found.
The resulting implementation routed all data
transfers through a common memory buffer. The size of this








Common Memory Read Operation
within the system which was the SlS-byte sector of the REMEX
hard disk. The additional code required for each read/write
routine was minimal since its only function was to transfer
a g'iven amount of data between local and common memory. A
data flow diagram depicting a typical read operation from
the REMEX is shown in Figure 4.6. For illustration, consider
a CP/M initiated read operation from the REMEX nard disic.
The command paclcet will be constructed as before except that
the 20-bit common memory buffer address will replace the
host buffer address in word 4 and the lower byte of word 5
of the packet. This will result in the desirea data being
read into the common memory buffer. When this operation is
complete, the requesting iS3C oe/12A will then transfer the
data in the common memory buffer to the host buffer located
in the data section of the C?/M 3X03. This procedure is
entirely transparent to the CP/M BDOS. A write operation is
similarly completed. First, the data in the host buffer is
written to the common memory buffer. Next, a packet is sent
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to the interface which transfers the data from common memory
to a specified head, track, and sector of the hard disk. The
required changes were made to the ""include" files for the
MBB-60 "bubble memory, the REMEX floppy disk drives, and the
REMEI hard disk drives and the files were renamed
MBSeDSK.Aae, RXFL0?.A66, and RXHARL.A66 respectively. These
files appear in Appendices C, D, and E.
The common memory routines produced several
improvements to tae overall system design. First, all iS3C
86/12A computers could he completely isolated. Each of the
four computers used in the system was jumper configured so
that all on"board :Tiemory was reserved totally for local CPU
use and could not he accessed from the Multibus. This
















rremory. Second, only a single copy of the CP/M--86 operating
system was required for all of the slave computers since
data transfers were locally initiated. In fact, the only
difference between the slave and master versions involved
the initialization of the synchronization variables and the
log-table. A memory map showing the configuration of common
memory is presented in Figure 4.9.
3» Pii^ '^lil§ fro^ection
The ticket/server synchronization routine ensures
tnat single iSBC e6/12A read/write operations can be
completed without interference. However, this is not
sufficient to provide the necessary write protection to the
shared devices in a system of multiple computers each
running CP/M-66. Consider the case of two processors trying
to write to the same CP/ti logical dislt. CP/M reads the disk
directory and constructs an allocation vector in the BIOS
that indicates the logical dlocks on the disk that have not
been written to previously. 2ach iS3C 86/12A then proceeds
to write its data file to the unallocated blocks in
sequential order. Although the individual write operations
were syncnronized, the result is still overwritten and
garbled data. Therefore, this implementation institutes a
read/write strategy that allows all computers to read data
from all the shared devices but only write to a single
device to prevent files from being overwritten. Moreover,
it was also desirable to be able to select any of the shared
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devices for write operations from each of the four system
console positions.
A lo^on and logout procedure was developed to
control the write access to the various peripheral devices
through the use of a table located in common memory. This
table has a entry for each device in the system i.Fi^ures
4.121 and 4.11). Before the user is permitted to boot
tne CP/M he is asked for his console number and the C?/M
drive that he wishes to log onto (write to). The CP/M drive
A: B: C; C: F: G :













Final Common Memory Configuration
number is stored in a local variable called "user" which is
used as an offset into tne log table. The log table is then
checked to determine if the desired disk has already been
logged onto. If not, the console number is entered into the

log table at an offset corresponding to the given device.
Otherwise, the user is asked to select another disic. To lo^
out , the user types the command "logout" which places a zero
(free) in the log table at an offset equal to the user
number. Each CP/M logical disk drive requires its own copy
of the log out routine (LOGOUT.CMD) so that it can be
executed from every disit drive.
Within the BIOS, when a write operation is
requested, the variable "user" is compared to the CP/M
logical disk number. If they are equal, the write operation
is permitted to continue. If not, the user is informed that
write operations are not permitted to that disk drive. This
guarantees that no two i35C a6/12A computers can write to
the same shared disk.
D. SUMMARY OF SYSTEM GENERATION
The following descriptions provide step-by-step
procedures on how to create the "BIOS for this implementation
of the CP/M-&6 operating system, how to step up the MBB-e0
bubble memory board in the MDS double density system, and
how to start up the multi-user CP/M-c6 system.
i» System Bios Creation
a. Develop separate files for each I/O device being
sure to address the seven device specific functions in each.
In this code, before any Multibus access include the
command "call request" and upon completion of a Multibus
access inc;lude tne command "call release".
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b. Ensure that all I/O is accomplished via the
common memory I/O buffer which extends from Eefe3i5:100 to
3300:300. Develop a transfer routine for moving data to and
from the common memory buffer and the host computer.
c. Decide upon the logical hardware configuration
as will be seen by CP/M-e6. Based on this configuration,
develop the Dislc Parameter Table which will be used as the
source file for as^JDEF.CMD to produce a " ,L13" file. Also,
using this same hardware configuration and the I/O device
files, develop the label tables in CPMMAST.CP'J for the seven
device specific functions.
d. In the SIOS use the "include" command for all
I/O device files, the label table ( CPMMAST .CFG ) , and the
DiSK Parameter Table i CPMMAST .LIB ) . The files SYNG.Aee and
LOGIN. Ac6 must also be included, but require no
modifications.
e. Assemble the BIOS using ASMS6.COM. Using
ASM66.CMD may generate forward reference errors and require
the rearrangement of some included files in the BIOS. Two
assemblies must be made. The first must be assembled with
the master conditional assembly switch set to true in order
to create the master BIOS. The second Tjust be made with the
switch set to false in order to create the slave BIOS.
f. Concatenate the resulting hex files with CPM.H86
to form CPMMAST. H86 and CPMSLAVE .HB6. Use the CP/M utility
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command GENCMD.CMD (GENCMD CPMMAST 8090 code[d40]) to
generate the executable command files.
g. Transfer CPMMAST.CMD to the liBB-80 bubble memory
board as CPM.STS. Transfer CPMSLAVI.CMD to drive D: of the
?.EMEI
.
2. Setting up the r^BBrSa in the MDS System
a. Remove the Intel 8080 Tiicrocomputer and the
associated memory boards from the MDS double density system.
b. On the iSBC 66/12A #1, place the switcnes 1-16
and 8-9 on DIP switch SI in the closed position. Install a
Jumper between pins 127 and 126. If there are jumpers in
place for the clocic, pins 103 and 105, remove them.
c. Insert the iSBC 66/12A #1 and the MBB-60 board
with the backplane into the MDS chassis.
d. Turn the power to the MDS chassis and the disl£
drives on. Once these devices are running, apply power to
the MBB-80 board by setting the memory protect switch on the
backplane to the "run" position. Now, the CP./M-86 operating
system can be booted from a double density diskette by
entering the command GFFD4:0. The system booted should be
one that is capable of addressing the bubble memory as a
diskette.
e. To format the MBB-e0 bubble memory execute tne
program MBe0FMT.CMD and use 6000H as the base address for
the controller. Execute LDCOPY.CMD using LDRM380,CMD as the
source file. This will place the loader on tracks d and 1

of the MBB-80 bubble board. Finally transfer CPMMAST.CMD to
the bubble as CPM.STS .
3« System Initialization
a. Insert four iSBC &6/12A computers into the iCS-
80 chassis. One computer must have a jumper on pins lt)3/104
and 105/126. These connections supply the cloclc for the
Multibus. All computers should have pins 112 and 114
connected by a jumper wire. This ensures that the
computer's local memory is inaccessable to the Multibus.
Also on all computers, only position 8-9 on DIP switch SI
should be closed. All other positions should be open.
Finally, insert the MB3-8a bubble memory board, tne 32K
common memory board and the R2MEI interface board into the
iCS-80 chassis.
b. Turn the iCS-30 power switch on.
c. Power up the REMEX in accordance with Ref . 7 and
turn the M33-60 memory protect switch to "on". This switch
is located in the rear of tne iCS-80 chassis.
d. When the REMEX hard disic has timed out and the
ready light is on, enter the command GFFD4:4: from the
console attached to iS3C a6/12A #1 to boot CP/M-86 from the
MBB-80. The synchronization variables and the las table
entries will be initialized in common memory.
e. Select drive D:
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f. Execute LDCPM located on drive I);. This will
load the file CPMSLA7E.CMD into common memory starting at
E000:500.
g. Execute LDIOOT located on drive D: . This will
place the file BOOT.CMD into common memory starting at
E000:400.
h. Now, CP/M-66 can be booted on any iSBC 86/12A
computer by entering the command GE00K:0400 from the monitor
i. When a session is completed, enter the command
LOGOUT to logoff the system.
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V. RESULTS AND CONCLUSIONS
A. GENERAL RESULTS
The ultimate ^oal of this thesis was to develop a .niulti-
computer "protected" C?/M-86-hased system that shared memory
storage devices. This goal was accomplished and the
resulting code is located in the Appendices. Tne major
product produced hy this thesis is a completely operational
multi-user development station. The CP/M EICS is completely
table-driven and can be reconfigured for different hardware
configurations in under twenty minutes. This featare alone
is a significant improvement over tne standard BIOS marieted
by Digital Research. In addition, it should be quite easy
to expand the current system to permit more users or add
additional I/O devices.
The system provides user protection in several forms.
No user, once logged onto the system can destroy, either by
design or by accident, anothers user's files or local CPU
memory. However, any single computer can destroy common
memory, but it is a simple matter to restore it.
Furthermore, the logon and logout procedures prevent two
users from simultaneously logging onto and writing to the
same CP/M logical disk drive.
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B. EVALUATION OF TEE IMPLEMENTATION
To evaluate system performance, two tests were
conducted. The first test involved assembling a 3K and then
a 24K file with a single computer logged onto the system.
The assembly time was recorded using a conventional
stopwatch. Next, two computers were used to simultaneously
assemble the same file, followed by three and then four
computers. The results of the test are shown in Table 5.1.
Table 5.1
REMEI Assembly Times In Seconds
FILE ONE TWO THREE ECUR
SIZE COMPUTER COMPUTERS COMPUTERS COMPUTERS
3K 12.9 22.1 . 25.1 28.8
24K 211.1 246.7 257.3 275.5
Table 5.2
MP/M Assembly Times In Seconds
FILE ONE TWO THREE FOUR
SIZE USER USERS USERS USERS
3K 22.3 I I X
24K 323.2 X X X
One might expect that two computers would taice twice as
long to assemble the same program and tnree computers three
times as long. However, except for the initial contention
for the I/O devices, all computers could assemble the files
in parallel. This accounts for the fact that there is not a
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linear relationsnip between the numlier of conputers
operating in the system and the assembly times.
To provide a means of comparison, an attempt was made
to run the same test under the MP/M operating system.
However, MP/M would not permit more than one file to lie
assembled at the same time. In fact, on several attempts,
the entire system crashed. The results of this test are
shown in Table 5.2.
The second test involved a file transfer utilizing the
CP/M-66 utility PIP.CMD. Since all operations were I/O
intensive, this test represented a worse case scenario. The
first run consisted of transferring a 16K file with only one
computer operating in the system and recording the time it
took to complete the operation. Then two and finally three
computers were used to execute the identical PIP command at
the same instant. The time it took for all computers to
complete the task was recorded. The results of these tests
are shown in Table 5.3. The "Xs" indicate that it was not
possible to make the transfer because there was an
insufficient number of destination type devices. (i.e. Two
computers cannot transfer files to a single bubble device at
at the same time.
)
To provide a comparison for the above results, tne same
test was run on the MP/M system. Although tne two system
configurations are different, they do offer some basis for















SINGLE COMPUTER EXECUTING PIP
HARD DISK 2.5 5.6 8.1
BUBBLE DEVICE 5.6 8.0 11 .6
FLOPPY DISK 7.3 9.6 12.0
TWO COMPUTERS EXECUTING PI?
HARD DISK 5.9 X 54.4
BUBBLE DEVICE 11.3 X 54.6
FLOPPY DISK 29.1 ' X X
THREE COMPUTERS EXECUTING PI?
HARD DISK 10.6 X X
BUBBLE DEVICE 18.4 X X
FLOPPY DISK 49.7 X X
between the hard disJi and floppy dls£ were possible. The
results of this test are shown in Taole 5.4.
From these results, it can be seen that the multi-user
CP/M-S6 system has a slight performance advantage for single
user disk operations. Wnen more than one user is operating












ONE USER EXECUTING PIP UNDER MP/M
HARD DISK 7.3 12.0
FLOPPY DISK 11.2 14.3
TWO USERS EXECUTING PI? UNDER MP/M
HARD DISK 17.4 26.2
FLOPPY DISK 26.3 X
THREE USERS EXECUTING PI? UNDER MP/M
HARD DISK 23.7 X
FLOPPY DISK 36.9 X
significant for transfers made between areas on the hard
disk. However, the REMEX floppy disi drives are slower.
Since the REMSX hard disk can be used to emulate the
"signal processor" functions of the AEGIS system, a third
test was conducted to determine the optimum skew factor for
consecutive read operations. A low-level routine was
written to continuously read sectors from the hard disk into
common memory. After each read operation, a counter was
incremented. When five read operations had been completed, a
character was printed to the CRT screen. The time it took

















































approximates the time it took to conduct 400 separate read
operations. During the first run, the skew factor was set
to zero. Therefore, no sectors were skipped between read
operations. In the subsequent runs, the skew factor was
incremented by one for each successive test. The results are
shown in Table 5.5 and indicate that a skew factor of 15 is
optimal for reading data from the KEMEX hard disk.
C. RECOMMENDATIONS EOR FUTURE WORK
There are several possible opportunities for future
projects involving the RSMEX hard disk and the multi-user
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CP/M-86 system. The first and foremost is the use of the
system to emulate the AEGIS system. Several AEGIS system
rrodules have already been developed and could he run on
dedicated iSBC 66/12A computers usin^ the REMEI hard dlsJc to
supply simulated radar data. In the present hardware
configuration, four system modules could be run concurrently,
However, there are other smaller support projects which
would increase the capability and utility of the system.
There is an urgent need for a more sophisticated text editor
or word processor. Without one, the system will not be used
to its full capabilities. Translating the 8080 assembly
lanpua^e code of BTED.COM into 60b6 assembly language would
provide a more usable text editor than the one currently
provided by Digital Research - ED.CMD.
Another possible project is to develop a boot loader
program for the REMEX Data Warehouse. As the system is
currently designed, the CP/M operating system must be
initially loaded from either the MBB-80 or from the MDS
single density system. This would allow CP/M to be booted
from any of the memory storage devices currently in the
system.
A more ambitious project would ae to design a boot
loader which permitted the user to boot not only the master
CP/M-86 operating system directly from the REMEX Data
Warehouse, but the slave CP/M-S6 operating system as well.
This would relieve the master system of the task of loading
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the CP/M slave system and the boot loader pro^rarr into
common memory prior to booting the other slave computers.
Furthermore, it would free a larger portion of common memory
for general use and decrease the number of system variables
that would have to be reconstructed should common memory be
destroyed. The programs LDCPM.A86, LDB00T.A86 and B00T.AS6
which are already written could be combined to form the
nucleus for such a program. Once operating correctly, the
program would have to be loaded into an iSBC 66/12A EPROM
where it would be accessible to the monitor.
The final project could alter the CP/M-e6 BIOS to
include the Micropolis Winchester hard disk, the MDS double
density disk drive system, and the newly acquired 256K
bubble memories. The code for the Micropolis hard disk and
the MDS double density disk drive system has already been
written and only needs to be put into the table-driven BIOS
format. The implementation of the new bubole memories





I. MBB-e0 BUBBLE MEMORY TILES
A. MB80FMT.CMD: This program is used to initially
format the MBB-80 bubble storage device as a single density
disk drive. Vhen the program is executed it vill prompt the
user for a seerr.ent address. The address of S0fc!0 must be
entered. The program will then set the controller oase
address to efc00h and write the correct byte patterns on the
bubble memory system to give it the appearance of a
diskette. [Ref. 2 ; p. 86 and p. 159]
B. M'^e0ROM,A86: This file contains the source code
necessary for bootstrapping tne system from tne bubble
memory device. It has been loaded into an SPROM and placed
on the motherboard of the iSCB e6/12A computer labeled #1
.
It is executed by entering the command GFFD4::4 into the
monitor of the computer. The program will then place the
system loader into memory and transfer control to it. [Ref.
2 : p. 167]
C. LDRMBe0.CMD: This is the loader program that must
be placed on the bubble's tracKs and 1. It will locate
the file CPM.SIS on the bubble memory device, load it into
memory and then transfer control to the operating system.
The BIOS for this program is created using MBBIOS .A86 with
the loader conditional assembly switch set to true.
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D. MBBI0S.A56: This file contains the source code
used to create the BIOS for both the CPM .SYS and the
LDRMB80.CMD The CP/M.STS BIOS is created with the . loader
conditional assembly switch set to false. [Ref. 2 : p. 1661
E. DKPRM.DEF: This file contains the hardware
configuration tables for arranging up to 16 M3B-30 bubble
memory devices or Intel MDS double density disx drive
systems in any combination. It was used by Hiciclin and
Neufeld in their implementation of a "table driven" BIOS.
However, different I/O devices (i.e. RSMEX Data Warehouse)
may not be added to their table. [Ref. 2 : p. 95]
F. CONEIG.DEF: Contained in this file are tne disk
definition statements used by Hicklin and Neufield to
generate the Disk Definition Tables for their BIOS. The
file generated is labeled CONIEIS.LIB and is included into
r*BBI0S.A86 when assembled. [Ref. 2 : p. 92] and [Hef. 6 :
p. 67]
II. REMEX DATA WAREHOUSE FILES
A. CPMBI0S.A86: This file is the basic table driven
BIOS used in this thesis. By setting the MASTER/SLAVS
conditional assembly switch to either true or false, two
different CPM.STS's can be created. The only difference in
the two is that the CPMMAST.CMD system contains code to
initialize the synchronization and login variables located
in common memory. The resulting MASTER file should be
renamed to CPM.STS and placea on the bubble memory storage
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device. Interin^ the comana GFFD4:4 from the iSEC 66/12A
computer laheled #1 will hoot the system.
When the MASTER/SLAVE conditional assemhl/ switch is
set to false, a slave system will be created. This system
should be named CPM3LAVE.CMD. It is this file that is
eventually loaded into common memory via the command
LDCPM.CMD.
After the slave system nas been loaded into common
memory, the command LDBOOT.CMD must also be executed in
order to place the loader program into common memory. Once
these two commands have been executed, all other computers
can issue the command G£000:400 to tne computer monitor and
the C?/M operating system will be loaded for each.
B. CPr^f^AST.CFG: This file contains the label tables
for the seven I/O device-specific functions which are
extracted out of the BIOS. These functions are INIT,
SELDSK, HOME, 3ELTRK, 3SLSEC, SETDMA, and SETDMAB. A
conditional assembly switcn is located in the INIT table.
When the master switch is set to true, two extra labels are
included which permit the initialization of the
synchronization and login variables in common memory.
C. MB80DSS.A86: Located in this file is the code
necessary to read and write to the MBB-60 Bubbl-Board . It is




D. RXPL0P.A86: This file contains the code for
reading and writing to the REf^EI Data Warehouse's two floppy
disk drives. It is assembled into the CPM3I0S.A86 file by
the use of an "include" statement. Command pacicets for the
REMEX are built in common memory and all DMA is accomplished
through common memory.
The file labeled RXELOPl .AS6 is almost identical to
RXEL0P.A86. The difference is that common -nemory is not
used for DMA or packet building. Instead the REMEX directly
accesses the host's on board memory. Thus RXFL0P1.A86 will
only work for a computer which has its local memory address
space between 00003h and 0EFEEh. To permit additional
computers to use this code, the packet addresses built in
this BIOS will have to be changed to correspond to the
computer's memory address space within the system's
addressable memory space of 1 Megaoyte.
E. RXEARD.A86: This file contains the code necessary
to access the Eemex Data Warehouse's Winchester hard disk.
It also contains the blocjcing and deblocking code required
for mapping the REMEX's 512 byte sectors to CP/M's 126 byte
logical sectors. It is assembled into the CPMBI0S.A66 file
by an "include" statement. Command packets for the REMEX
are built in common jemory and all DMA is accomplished
through common memory.
The file RXHAHD1.A86 is almost identical to RXEARD.A&6.
The difference being that common memory is not used for DMA
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or packet >)uildin^. See RIFLOP.Aes for more aetail, as
changing RXEARD1.A86 to accomodate more than one user
requires the same changes as RIFL0P1.AS6.
1, CPMMAST.DET: This file contains the CP/M-66 disJt
definition statments used in this thesis. It is the source
file for SENDEF.Cr-D which produces the file CPMMAST.LI3.
0. CPMMAST.LIB: This file is assembled into tne
CPMBIOS .A66 via an "include" statement. It contains the Disic
Parameter Tahles created by the CP/M utility program
GENDEF.CMD, using the file CPMMAST.DEE as the input file.
E. INTELDSK.A66: While this file is not included in
the final hardware implementation of this thesis, it
contains the code necessary for accessing the Intel MDS
single density disic drive system. It was used extensively
in the early developmental phases of this thesis because it
provided an easy method of booting a new CPM.3YS. If this
file is included into the CPMBIOS, the CP/M-06 operating
system can be booted by issuing the command iJ?ED4:0 to tne
monitor.
1. LDCPM.Aae: This program must be executed in order
to load CPMSLA7E.CMD into common memory beginning at
i0ee:500.
J. LDB00T.A86: This program must be run before the
slave CP/M system can be loaded by the other computers.
Vhen executed, tne program BOOT.CMD will be placed in common
memory beginning at £000:400.
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K. BOOT.CMD: This is the loader proi^ram used by all
but the initial computer to boot the CPMSLAVE operating
system from common memory. It is executed by enterin,er the
command GE000:400 from the monitor after the pro,^rams
LDCPM.CMD and LDBOOT.CMD have been run.
L. RXrORMAT.AS6: When an I/O device is first
initialized for use under the C?/M operating system, the
nex code 25's must be written on the traces which will
contain the directory, otherwise the error "NO DIRECTORY
space" will occur. This program will write S5's on the
necessary tracks for each head of the Winchester hard disk.
Since executing this program will erase all files accessible
to the different heads, it will prompt the user for
permission to precede in order to insure that tne files are
not erased by mistake. Normally this program will not be of
any use unless a new hard disk is installed or a directory
track is inadvertently destroyed.
M. RXMAINT.A66: Tne REMEX Eata Warehouse contains
numerous ouilt-in error checking and maintenance programs
which can be implemented by building and then sending
maintenance packets to the REMEX. This program prompts the
user to choose one of these built-in maintenance programs
and then runs the test. If an error is encountered, tne
error code is printed. The meanings of the error codes can
be found in the REMEX tecnnical manual. [Ref . 9 : p. 3-19]
N. LCCtIN.ASS: This file contains the code necessary to
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provide protection from more than one user logging on to the
same area of the hard disK or the M3B-S«? board at the same
time
.
0. SYNC.A06: This file must be included in the BIOS
when more than one computer is going to operate on the
Multibus. It contains the code which prevents more than one
computer from accessing shared resources while another is












CPMBI0S.A56 (Master/Slave CPM Bios)
Inclusion of Synchronization Routine
7 October 1962
Tom V. Almquist and David S. Stevens
Thesis (AEGIS Modeling Group)
Professor Kodres
This BIOS is for use with the iSB66/12A.
It requires a separate "include" file for






































;set for master/slave BIOS
preserved BDOS interrupt
;start of CCP code
;BD0S entry point






,£ 3jS 3^ SyC^
bios: ;JUM? VECTORS
jjs :is :;« j«e** jj: # sj: 3;£ J}: s;; Jle
jmp INIT ;2nter from BOOT ROM or LOADER
• ^\»S9^S|«3^5iC^3^3pS^2,' S3^3yC5JC2^^$JC3p3^^#f*2iC3jC3^7^^3^^^3v>3j«5j>»y.«^^^«Y.5j£3^^^3^
J
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3|C 9Q* #(£ S^ 3f* «^ fJC 5(* 3jt i|* S^C 5JC ?|C ?JC #^ 9|C «|« ^C ^^ ^ J|» 2^ SJ* «|« SJC 3|» 3|( SJC .y* ^i* •** *»* '•* *!* *?* '^ m* *ir 'ir ^i* ^^ *!* ^P *t* "V t* ^5* "Y* 'i' 'i* ^i* *»' *i* "^^ 'v* ••* *t* *i^ 'S*
include login. a86 ; necessary for multi-users



















































;we entered with a JMPF




Jset interrupt Z vector to
; address trap routine
t0_off St ,of fset int trap
t0_segnent ,cs





























;quit if end of table
;call init entry
Jstep to next entry
;ioop for next
;print si^n on ms^
Mefault to a: on coldstart
;jiimp to cold entry of CC?











Jreturn non-zero if rda
;ONIN : Jget a character from console
call CONST
jz CONIN




;read data & remove parity bit
CONCUT: ; send a character to console
in al ,cstat















Jwrite character to punch ievice
;not implemented





HOME: ;move selected disir to its. ^ei
one of seven device specific functions







;get offset to actual device




cmp cl .nunit s
jnb sell
mov bl ,unit
add bx , bx
call dsict bl [bx]
xor bx, bx
Jone of seven device specific functions
^return pointer to appropriate 'disk
;parameter blocic' (zero for bad unit no)
;N0TE: nunit s is defined in tne .cfg file
Jsave unit number
;ready for error return
; return if beyond max unit
;^et offset to actual device










bl tunit ;bx = cl * 16
cl ,4
bx,cl
ex, offset dpbase ;bx += &dpbase
bx ,cx
S2TTHK: Jset traclc address
one of seven device SDecific functions
mov track, cl
lor bx,bx
mov b 1 , un i t
add bx,bx
call t rtc tbl [bx]
ret
Jget offset to device
Jcall device code via tables
SETSEC ; set sector number







;get offset to device
Jcall device code via tables





read selected unit, track, sector to dma addr
read and write operate oy an indirect call
through the appropriate taole contained in
tne configuration file. It is the programrrers
responsibility to ensure that the entry points
in these tables match the unit type
xor bx,bx
mov bl.unit
add bx , bx
call rdtbl[bxj
ret
Jcall device code via tables
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;call device code via tables




Jreturn ready anyway or
; system .-riay hang up
SSCTRAN: translate sector ex by table at Ldx]
NOTE: this routine is not adequate for
the case of >= 256 sectors per track:
still it's better than DR's which is not
















;checH: for no table case
Jadd sector to table addr
;^et logical sector
SETDMAB: ;set DMA segment given by ex
mov dma_seg,cx
ret
GETSEGT: ; return addr of physical memory table
mov bx, offset segtable
ret
GETI03F: Jreturn iobyte value
Jnote - this function and 5ZTICEE
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»are OK but to iirplement the function
» tile ciiaracter 10 entry point routines
;must be rriodified to redirect 10
;depending on the value of iobyte
mov al.iobyte
ret




int_trap: ;interrupt trap - non interrupt
Jdriven system so should never get





mov ds,ax J^et our data segment
mov bi, offset int_trp
call pmsg
hit ;hardstop
con_init; Jinitialize console driver





pmsg: ;send a message to the console
mov al,[bxl iget next char from message
test al,al
jz pmsl ;if zero return
mov cl,al
call CONOUT ;print it
inc bx






DISK SPECIFIC FUNCTION LABiL TABLES
:}: X; s^c ;;c sjc aje 3}: :[ic s^c :(:^# :(c 3^ »^ :;$ iic };c :;$^ }^ Xe 'r n:^^^ 9ie^ >ic 3i: >^ >;( 9r^ >;« aiic ><( >i« >;e »^
;The included .cfg file below maps unit number to disk
Jdevice type. It provides tables of entry point
Jaddresses for use by init, seldsk, seltrk selsec, home,
;read and write. These addresses mast appear in the
Jappropriate include file for the particular device type
include cpmmast .cfg ;read in label tables
jjc j^c 5}: J^t >{c sjc s^t sic 3^# :;: :;« jje 5? :): sX* s;s 5',« »;« »!« ;;j* s^: sis »!« s!t ?;« Jjc J-^ sjc ije >i:s? j;c sis sje :? ;J: :{«#^ 'is :;« 'it
DISK INCLUDE FILES
sicsiC9tc:$:s;s9jcsi::ic sis sies^cslesissis sis s}; sissies;: sic 3;c;;:>;ss;::^s;:s;ss;:^s:;:^s;s :;;;;$;}: s;cs;c:;c;;cs;:s>>;s sis sit sic sicsjc sic :;s ;[::;$ sic s;sy^:((s<«s;t:;ts,'«
JFor each I/O device to be accessed oy the operating
;system a separate file must be included. Within each file
Jseven functions must be addressed and are the sane ones
;mentioned in CPI^MAST .CFG . The labels used to access these
Jfunctions must be properly order in CPMMAST. CFG.
include mb60dsk.a6e ;!^BE-8o bubble memory
include rxflop.a86 ;?.E.^EX flopyy disks
include rxhard.a86 ;REMEX hard disic
:{t sjs sjs Jis sis* sis s{s sit s;s j(s sjs s;s sit :4e sic s;s sis s? jjs xs sis s;; s^s j;: j;j sic >;« s;c j{s j;s s;; s;j »;;>;« s;; sis sis >is j.'s s;6 Jit sis sji sis ^
RESOURCE ALLOCATION
;Low-level synchronization of access to the shared
^device. <sync.a86"> must include the entry
;points defined in the cfg. files. These are
^called on initialization and before and after
t'accessing the resource respectively.
include sync .aS6
sit si: Sit sit :{t sjs ;;t sit SIS sit sjt sjt sit Jit ;{t sic :{c sjc s;c Sis sit s;t ;;< ;Is :{t s{t ::{« sit s;: sit s{t sit sit si; sjs s;s 5{c sit sjs :{: sit sis 5lc sis ;? -^
DATA 5. LOCAL STACK AREA












db cr.lf.lf,' -Modified '
db ' 6 October 1982 by'
db cr.lf ,lf,' Tom V. Al.-nquist
db ' and David S. S tevens ' . cr.lf tlf
db ' For use with a Pubble Memory and
db 'the RSMEI Dataware House'
db cr,lf,0
int_trp db cr,lf
db 'Interrupt Trap Halt'
d b c r , 1 f , £
iobyte rb 1 Jcharacter i/o redirection byte
unit rb 1 ;selected unit
track rb 1 Jselected track
sector rb 1 Jselected sector
dma_adr rw 1 ;5elected DMA address
dma_se^ rw 1 ;selected DMA sesment
loc_stk rw 32 ;iocal stack for initialization
stkbase euu offset $
;system memory segment table
se^ table
..
db 1 ',1 see-ment
;ist seg starts after 3103







«(* 3^ 3>f» iyf* ^f* SJ* «|» 3iJC SJ» S^ «|» S|C S^ «jC jyC SfC S|C 3^ 3|C 3|« 2JC 9|C 3^ *^ 3|* ?J* 3JC 3|* sf* «\'» ay* 1^ *i* '(* ^i^ *i* *f* 'V* "7 «j* SJC Tp SJC ^i^ «^ #^« 7|? «^ S^ «|* S^ ^p 3^ ^C ^C 7|C ^^ r|C 5^
DISK DEFINITION TABLES
:^ 4; £}e 3^ 9i: :$: »^^ ;^ ijc^ »;(^ >}: 3}:#^ :;: :;:^^ :;(^ 9;: 3^ :^ ;;:^ »;< ;;:^ X< 9ic >;i }^ :<: >;: 3;:^ ^"c >^ i^ >;:^ 3^ »^ s^^ s;c »;c^ »;: »;: ^ $^
;The included .lib file contains disk definition
;tables detailing disk characteristics for the bdos
; .lib files are generated by uSNDEF from definition
Jfiles and must comply with the allocations made in
fthe corresponding conf i^-urat ion file. (Lable Tables)
include cpmmast.lib ;read in disk def tables
5js sjc :;; 3;: sjj s^s 3jc 3ie 3;e j;< s;s :St s;: ss 5je sje :;« 5;s 3?#V* 5^ :!« t' 5<< 'i' >!« "r Jit tS :;« ?;=;?=!« -1= :r* ^^ 5;< >i« 5)«* 5;«
END OF BIOS
lastoff equ offset $
tpa_seg equ ( lastoff -*-0400h-rl 5 ) / 16
tpa_len equ 10fc50h - tpa_seg
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; PAGE ZERO TEMPLATE
J
>!t sic :;{ :{t jlf 3!e sjt :{e sje 3;s sic 5jj :{£ :je sje >!c jjc >}:# :){ ;ic j}e :;c s;s# :;:V* J? s}e >Jt >;««*^ 5'r** s;'** j;e* * si««*^
dseg a Jabsolute low memory
or^ d ; (interrupt vectors;
int0_offst rw 1
inte segment rw 1
rw 2*{bdos_int-l)
bdio rw 1 ;t)dGs interrupt offset














CPMMAST.CFG ( Master Configuration for CPM
)
13 September 1982
Ton V. Almquist and David S. Stevens
Tnesis (AEGIS Modeling Group)
Professor Kodres
This code is an include file w/in CPM5I0S.A56
It contains the device tables for access to
initialization, read, 5. write roatines.
nunits db 7
DEFINE nunits
;total number of mass storage units
INITIALIZATION TA3LE
intbl contains a sequence of addresses of initialization
entry points to be called by the« BIOS on entry after
a cold boot. The sequence is terminated by a zero entry














Jrdtbl and wrtbl are sequences of length nunits, containing
;the addresses of the read and write entry point routines
Jrespecti vely which apply to the unit numoer corresponding
;to the position in the sequence. These and the entry pts
Jfor initialization must correspond to those contained in













;A: is a bubble memory
;5: is Remex floppy disic 1






























dw offset rxnard write
HOME TABLE
hmtbl dw offset mh80ds£_home





dw offset rxhard home
SELDSK TABLE
dsktbl dw offset mb80dSK_seldsij:
dw offset rxf lop_seldsic




dw offset rxhard seldsk:
SSTTRK TABLE




















sectbl dw offset mba0dslc_set sec
dw offset rxf lop. setsec
dw offset rxf lop_setsec
dw offset rxhard_setsec
dw offset rxnar4_ setsec
dw offset rxhard_setsec













MB60DSKA66 (BUBBLE MEMORY DISK)
24 Aug 1962
Tom V. Almquist and David S. Stevens
Thesis (AEGIS Modeling Group^
Professor Kodres
This code is an include file w/in CPMBIGS.ASe
It contains the code necessary to access the
"bubble memory as a disri drive.











;hi,eh para user avail HAM
;reserved BDOS interrupt
;C?/M l0(?ical dsK sector size















Jbuffer length for MSB sector
Ibubble devices are ^0-»7
trt of pages on each device
»# of iog. sectors on each dev
lit of pages per logical sector
;bubble device page size
;sj£ew factor for page xlation
f Magnetic bubble command bytes nasis (MB3-S0 ^
mb__chicbusy_cmd equ 320E
mb_.chicint_masic equ 080E







is controller busy ? status
mask: to chtc for MBB interupt
interrupt inhibi t /reset mask
initialize the controller







+++ + + +++ + + -r- •+ + +-1- + •-!--- + + ++ —^•+-^ + ^+-^+ -1- + + ++-++-(- + --- + +++++-^ + + +
LEVICS SPXCinC ACCESS CODE
; ++ r+ +++++4-+ -+ -r + -r-t--t- + + _4.-J--h + -r + +4-^ + +-i. + -p. • + + ^-t-+-^- + -i- + 4-++-<- + -r+-t+ + + +-•-
Unitialize bu))ble ;called from INIT
;parm in - none







mov es:mbp_l oopsi ze_ lo ,al
mov es:mbp_lcopsize_hi ,AB
mov es:mbp_pgsize_reg,mb_pagesi2e
Jissue reset coirjiand to the controller
^controller base
;address to es re^
;p5'S per bubble dev
mov al ,mb_reset_cmd
mov es :mbp_cmnd_reg ,al
;reset masic byte
; issue reset cmd









Jsave CI, outer counter
; count for loo-p—ff of devs








es:mbp_select bub,al ;5elect each device
es :mbp_cmnd_reg ,mb_init_cmd ;init device
es ;save bub#, counter ,es
wait for controller
pop ax ;reset es, enter ,t^3S#
next device number
dec ex, loop not zero














;set tracii to zero
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;SELECT BUBBLE DISK ;called via seldsic table








;SET BUBLE SECTOR ;called via setsec taole




— "* — _. — —
.
_ __ __— _ _
;MBB60_READ called via read table
; reads a sector from bubble
;parm in - none
;parm out - status of the op in al.
; 00= OK, EF= unsuccessful
nb80d5k_read
:
call request ;get resource (SYNC.ASe)
push es Jsave register
call mbb80_sect or_xlat ;compute 1st page# of sect
mov ax,mb_contbase Jaddr of controller base
mov es,ax ;ioad es to address buoole
mov 9s:mbp_Girnd_reg ,rnb_rnpage_cmd Jmultipase end
mov ax ,mb_page_no ^current page number
mov es:mbp_pagesel_lo ,al Jpage select lo byte
mov es:mbp_pagesel_hi ,AH »page select hi byte
;set number of pages to transfer = pages/sector
mov es:mbp_pagecnt _lo ,mb_pafi"es_sec ;#pages xfer
mov es:mop_pagecnt_hi ,3 ;hi oyte of # is
Jset up dma address to receive data
mov cx,mb_buflen Jcount for loop-buffer size
push ds ;save C?/M's ds
mov ax,dma_seg ;get dma segment
push ax isave dma segment ds
116

mov ^x,dma_ddr Joffset of dma area
^select bubble device and issue read coirmand
mov al,mb_bub_no Jcurrent bubble number
pop ds ;iocal, readdr dma area
mov es:mbp_select bub,al ;select current dev #









;if zero, keep checicin^
;read enough from bubble sector to fill dma area?
cmp ex, (mb_buf len - 5ector_size) ;xfer enough?
jnz Read_one ;if not, read another byte
pop ds ;restore CP/M's ds
mov bx, offset mb_overflow Jreset dest to ovrflow
























read a byte into accim
load accum into dma area
increment index
dec ex, loop if not zero
save es far call
wait for controller
restore es after call
es :mbp_cmnd_refi:,rnb__^inhin t_cmd Jclear int
al,2 ;indicate no error
ax Jsave status of read
release ;free resource (3TNC.Ao6)
ax ^restore rescisters
es
;mee60 white called via write table
^writes a sector to bubble
Jparm in - none
Jparm out - status of the op in al













call M^b80_Sect or_Xlat ;get 1st page# of sector
mov ax,mi)_cont base ;a(idress of controller base
mov es,ax Jloal es to address bubble
mov es:mbp_cmnd_reg,mb_mpage_cmd;multpe; mode cmd
mov ax,mb_page_no ;ciirrent page number
mov es:mbp_pagesel_lo ,al >page select lo byte
mov es:mbp_pagesel_hi ,AH Jpage select hi byte
;set number of pages to transfer = pages/sector
mov es:mbp_pagecnt_lo ,mb_pages_sec ;#pages to xfer
mov es:mbp_pagecnt_hi ,0 ;hi byte of # is zero






» count for loop-write
Jsave CP/M's ds
Jget dma segment
;save dma segment ds
;address of dma area















Jselect current dev #
; readdr dma area
;ioad first byte
; write byte to M3B buff
; increment index
es:mbp_cmnd_reg,mb_write_cmd; send write to MBB





























byte from dna to al
al ;write byte to MEB buff
increment index
dec ex, loop if not zero
restore CP/M's ds
save es for call
wait for controller












mov bi, offset mt)wrt_msi?
call pmsg
mov al, 0ffh ;error returned to CP/I^
mbwrt_ret :
ret
++-++-»+++++ 4-++ -i-++ + -h + -+4-+ + -t.-r+-r+ + + -^+ H 1- + +-i-++ + ++
3U33LE SUBROUTINES
•-^+-t-++ +-^
++ -•+ -+•+ +++ +++ ++ + + + + + ++ + + -r + -r++ -r-r-r+++ -t- + + ->- + -r4-++ -»-+-+ -r+- + -i- ++ +-t-
;mb380 sector ilat called from: Mbb80..Read, Mbb62_Write .
;comp'ates 1st pdp:e«> for a ^-iven sector
Jon a single chip. Based on 80 sectors
;on each chip - sector = 128 bytes.
Jparm in - none, works on sector
























set ax to to hold pa?e#
clear ex for counter
ctr for translation loop
clear DX
sect^ for 1st sect on trk
add 1st sect^ to log sect#
subtract 1 for the loop
sect 1 is page ^, no xlat
add skew between pages
clear carry-
mod to # of pages
jump if positive (CF=0)
went (-), add back #pages
dec sector#,add skew again
store t)ad?e number
M3360 TRACK XLAT called from: SITTRK.
Jcomputes bubble # from track #. Gets
;first bubble sector (l-Se) for that
;track for later conversion to page #
;parm in - none, works on track.











Jclear bx for add
BL,tracfc ;ioad track - index
3L,3L ;double tracks for index
ax»mb_track_table [bx] Jget word from table
mb_bub_no,AH Jlow byte = bubb device#
mb_sector,al i^igt byte = 1st sector#
;mbb60 wait called from: Mbb60_Init, Mbb80_Read,
;Mbb80_*'rite.
;checks status of MBE cont for busy
;keeps checking (wait) until not ousy
)Parm in - none

































;get status reikis ter
is it all zeros ?
if so, keep checKin^'
Jget status register
see if busy, and to mask
if busy, check again
++ -r-t-+ ++++ + -r-^+ -t- + ++ + ++ -^+ --^-+-^+--^-r-^-»-++ T-t-+ -t-^ h+~-f + + -^-f + ->--r-t *--i-+ --
++ + +-h+++ + + -• +
DATA SEGMENT AREA










cr, if, 'Write Access Not Permited'
' On This Drive. ',0
1 ^bubble device number d-7
(Mb_buflen - sector_size) Jread overflw
1 Jbubble page number
1 ;bubble sector number (1-80)
JSach entry in the track table corresponds to one of the
;24 tracks on the MB3-30. The 1st byte in each entry is the
Jbubble number; the 2nd byte in each entry is the starting
I'sector number for that track on that bubble device.



























rb ;ms 2 bit
rb lis byte









for page select ,






s for page counter, (7)
for minor loop size,(£)
s for min ^oop si ze
, (9)
use( page pos / , (A ,5
)
e register, i C
'
nly, (D,E)
select bubble dev [I]












RXFL0P.A86 (aEMEX FLOPPY DISK
ACCESS CODE)
9 October 1982
Tom V. Almquist and David S. Stevens
Thesis (AEGIS Modeling (Jroup)
Professor Kodres
This code is an include file w/in CPMBI03.A86
It contains tne code necessary to access the
Remex floppy disk drives. I/O done through
common memory. Tais configuration is set for
CP/M logical drives 1 (B:j and 2 (C:). To
alter, change code in READ and WRITS routines
J
++4-+++++ +++++++++-»-++ Equates ++++++-^++ + -r++ + +++-t-+-r + -+-+-






























;ctrler's base in CP/^^-S6
+ -h-^ + -t-++ + T+ -!--r+ + + ++-^ + +-^+ -r++ - + -t- -!-+-•- + -h+ + -)-+ -»• + ^--^+ + + -r * + -^ ^4--+-+
CP^^ DEVICE SPECIFIC CODE
entered via label tables in CPMMAST.CFG







ret ;no special action required
rxf lop_home:
ret ; no special action required
rxf lop.seldsic:
ret ;no special action required
rxf lop_set trie;
ret ;no special action required
rxf lop_setsec
ret ;no special action required
rxf lop_read:




mov bx,dk rd cmdl
jmps rd2
rdl:






mov al , result
ret
^et resource (3TNC.A£6)
CP/M logical dis^ No. for
Remex floppy drive 2 (C:)
set up to read drive 1 (P;)
Jset up to read drive 2
;perform the read














;CP/M logical disk Mo. for

















;setup write to drive 1 (3:)








-t^--^ + -t-++++-^ + + ++ 4• + +-^ + + + + - + +-^ + +• • + -r + ++-+ + + -t-f-+-+--h + -f- + + - + ->-- - ++ + -^+^-
R2MEI FLOPPY DISK SUBROUTINES























set up es to address common
memory E000:
enter read code in packet
clear packet status word
clear register
get track i*
enter track # in packet
set head no. to I
set sector no,
put head S. sec # in packet
Jaddress of CPr< buffer
;C?M buffer msb



















ax, cmemseg Jcommcn memory segement = E000
es,ax
dk_cnt, tries ;ioad count for retries
al , status_reg




sendl ;if not ready repeat
al,lcH
cmd_reg ,al ;ioad extended address
ax,00e4:n ;packet offset

































;if <> try again




push es ! push ds
mov es,dma_seg












rep movs ax, ax
pop ds ! pop es
ret
ds, dma_seg
fget data from common memory
;and load into local memory
»set up for write operation
jmove as 16-bit words
++-^+ ++-^+++ -r++ ++^+ + -•f --I r -t- -++ *+ + -) KH (-+ + -i--^+ -r -(--'- + -r+ -r-r -^ + -+ + -(- -f-r
Data Area
+-H-^++-f+^-^-r-+ -^"-+ + + -r++ + -l-+++ ^--t----^+-^+ -^ + ++ -++ + +++ + -l--r+ l^- + + -r+-^+^--^-^-r
; Remex Interface Packet




org i3004h ;offset of packet





;extended bits of buffer address
;5ize of data block
Misc Variab 1 es
cseg $
dk_err_code db 00H ;returned Remex error code
dk_cnt db 00E
result rb 1






















RXHARD2.A66 (REMEX HARD DISK ACCESS CODE)
13 October 1982
Transfer Thru Common Memory/Ticlcet Sync
Tom 7. Almquist and David 3. Stevens
Thesis (AEGIS Modeling Group)
Professor Kodres
This code is an include file w/in CPMEI03.AS6.
It contains the code necessary to access the
REMEX hard disic drive.
Equates
Disk Controller coirmand bytes and masks (REMEX)
hdi rdy_mask equ 08H
hdic rd cmd equ iai0H
hdk wr cmd equ 1020E





;CP/M logical dsic=* for head
;0 of REMEX hard disk
;print string function





























[3X] ;name for byte at BX
/M allocation size
;host disk sector size
;nost disk sectors /trk
;CP/M sects/host buff
;iog2(h5tblk)
hstspt ;CP/M sec tors /traci






++++ +++ + +++ ++++++ + -+ ++ + +++++ -r+-t-+ +++ ++ + + + ++ + + + -- ++ + ++ +-p++ ^-++ -
DEVICE SPECIFIC COLS
entered from the main CPMBIOS via label tables
++ ++ + -f -^+ -•-»•+ ++ -f+ + »•+ + +++ -^• + -^ ++ -p+ + -t-t-+ -r-r++ + -^-"-+ --+ -*-+ + + +++ -r++ + ++
CSEG $
f
; INIT ;calle(i from INIT
rihard_init:
ret
;H0MS entered via hone label table
Rxhard_aome:
mov al.hstwrt Jcheclj: for pending write
test al,al
Jnz homed
































































enter via write label table




Jwrite to unallocated, set parameters
unacnt ,( bliEsiz/128) ;next unalloc recs
al,sekdslc ;dislc to seek
unadsic.al ;unadSi£ = sekdsit
ax, seict rk
unatri5:,ax Junatrk = sektrk
al , seksec
unasecal ;unasec = seksec
+ 4•T + + -t--^-^•T-^-t-r
++f+ -- + ++ + ++
+ -^ + -!--»-+-^ + -^+-^ff-p-l--^+ + ^-^--!-^-r++ + -»•-- + +-^+ + + + 4•-^
3L0CXING & DEBLOCKING SUBROUTINES
+
-f• + -^+ -r++ -^--h-r++ ++ +-^-+ +•+-^-^-^ -+ -(- + -!-+<- + + + -*•-!-+ -?•
+ + +-•
-I-+ -1-+ + +
*-•*-+






Jchecic for write to unallocated sector
bx, offset unacnt; point "UNA" at u MAC NT
al , una
al,al »any unalloc remain?
alloc Jsiip if not
Jmore unallocated records remain
dec al Junacnt = unacnt-1
mov una,al
mov al,seidsi5: ;same disic?
mov bx, offset unadsk
cmp al,una Jseicdslc = unadsk?
jnz alloc Jsicip if not
;disK5 are the same
mov AX, una trie
cmp AX, sektrk
jnz alloc Jskip if not
; tracks are the same
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mov al,seksec ;5dme sector?
mov bx, offset unasec ;point una at unasec
cmp al,una ;selcsec = unasec?
jnz alloc Jsicip If not
















;undtr)i = unatric + l
noovf: Jmatch found, mark as unnecessary read
mov rsfla^,0 ;rsfla^ =
jmps rwoper >*to perform the write
alloc: jnot an unallocated record, requires pre-read
mov unacnt,0 Junacnt = 2
mov rsflag,l ;rsflag = 1
Jdrop through to rwoper
JCommon code for READ and WRITE follows
rwoper: Jenter here to perform the read/write
mov erf lag,
mov al , seksec
sub al,l





;host sector to seek
;active host sector?
mo V al , 1
xchg al,hstact




;fill host if not
;host buffer active, same as seek buffer? .
mov al,sekdsk
cmp al,hstdsk ;sekdsk = hstdsk?
jnz nomat ch
; same disk, same track?
mov ax,hsttrk
cmp ax,5ektrk Jhost trk same as seek trk
jnz nomat ch
Jsame disk, same track, same buffer?


























; dirty buffer ?
Jno, don't need to write
»yes» clear host buff








! mov hstdsic ,al
I mov hsttrk ,ax
! mov hstsec ,al
Jneed to read?
filhstl:
mov hstwrt ,0 ;no pending write
match: ' „
,
; copy data to or from buffer dependiniS* on "readop'
mov al.seksec Jmasic buffer number
sub al , 1
and ai,secmsic Jleast si,enif bits masked
mov cl ,7 ; snif t Isf t 7
shl ax,cl ; f- 12£ = 2''*'*7)


























;put in source index re^
;user buff is dest if readop
Jsave segment registers
;set destseg to the user seg
;SI/DI and DS /SS is swapped
; if write op
;iength of move in words
;which way?
;slcip if read
;write operation, mark and switch direction
hstwrt,! ;nstwrt = 1 (dirty buffer )


























;move as 16 bit words
irestore segment registers
;data has been moved to/from host buffer
wrtype,wrdir Jwrite type to directory?
al,erflag ; in case of errors
return_rw ;no further processing


















































mov al,0ffh ;retarn error to C?/M
wrt_ret :
ret
+++-• ++++++ -- ++ ++ +-»-!-++ -- -(-+ + + -t + + ++ ++ + ++ -++ + -r-t"f-h + -»- + + + + -f-t-+ -r++4.4- + -
REMEI HARD DISK SUBROUTINES
+4-
-r-^•+++ +-^•+ + -r++ 4•-.+ +-t--f• + +-t ++ *+-•+-f- + -^-^+4• + + + + + ++ + + -^+ ->-+++ + -• + ++ + ++
hdic_build_pacicet : ;pacicet built in common memory
push es
moY ax.cmemseg
mov es , ax
mov hd'C_modif iers .3 X Jentsr read code in packet
mov !idiC_status ,00*33H ;clear packet stat'js word
mov AX,08^0B ;clear register
mov ax,iist_trk: ;^et track no.
mov hdk_t rack_no ,AX Jenter trace no. in packet
mov AX,a000H ;clear register
mov ah,hst_dsk
sub ah,head0 Jdetermine head #
mov AL,ast_seG Jset sector #
add ax,l
mov hdk_head_sect ,AX ;ioad in packet
mov hdk_mem_aldr, 0100a ;address of C?/M buffer
mov hdk_msb , iigEeh ; common memory seg












mov hdk_cnt ,hdk_tries Jload count for retries
send_hdk_ packet:
in AL, ndk_status_reg
and AL,hdk_rdy„mask ;check interface ready
cmp AL,08H ;is it ready?




out hdk_cmd_reg: ,AL Jload extended address
mov ax,0004h
out hdk_addr_lo ,AL ;transfer low byte out
mov AL,AH
out Qdk_addr_ni ,AL ;transfer hi byte out
check_hdk_resul t
:
mov ax ,ndk_status Jload status word








mov hdK_8rr_ code.AL Jsave error code
mov hdk_status,0 Jclear status word
dec iidic_cnt Jreduce retry count
Jnz send_hdk_paci:et ;if <> 1 try a^ain









-——^_—.^ 1,1, II Ill
hdli_xfr_"buf f er: ; transfer data from common
Jmemory to local memory
push es I pusn ds
mov ax,cs
mov es,ai














rep movs ax, ax
pop ds ! pop es
ret
++ +++ +++++ -*-++++ ++ +-i-+ -^+-^++ -»- ++ -^+ + -t-*-^-+++ ++++-t- ++ ++ -^-^--l--^- + -r+ ^--^•-^+-r
Data Segment Area
++-f-++ -f+ + -r-1-H 1- ++ ++ + -r+ -r -»- -r+ + -^ -f +-r+ + -«- + -*--*- ^++ + + -t-H 1- -h + + + - + + + -4.---l--r-^ +
• Remex Interface Packet —
Jpaciet built in common memory at 3000:0^04
eseg
org 0004h ;offset of packet
134

hdU: _modif iers rw 1
hdk status rw 1
















;eitended bits of buffer address


























































































;returned Remei error code


























































cr, If, 'Write Access
' Drive ',0




PROGRAM LISTING OF CPMMAST.DEF
The following disic definition statements were used in
this thesis. The command "'GENDEF CPMMAST.DEF" is executed
to produce CPMMAST.LIB which must be assembled into the BIOS













PRCGHAr^" LISTING OF CPMMAST.LIB
When GEND5F is executed using CP^MAST.DEF as the source
file, CPMMAST.LIB is created. The listing which follow is
the code venerated by GENDEF and must he assembled into the
BIOS with an "include" command.
»
• DISKS 7
dpbase equ $ ;2ase of Disi: Parameter Blocis
dpe0 dw xlt0,a000h [Translate Taole
dw 0000h,0000h IScratch Area
dw dirbuf,dpb0 i Dir Buff, Parm Block




dw 0^00h ,000^h IScratcn Area
dw dirbuf,dpbl i'Dir Buff, Parm Block
dw csvl.alvl Check, Alloc Vectors
dpe2 dw xlt2,0000h [Translate Taole
dw 0000h,0000h [Scratch Area
dw dirbuf,dpb2 1 Dir Buff, Parm 31oc£
dw csv2,alv2 ; Check, Alloc Vectors
dpe3 dw xlt3,0030h [Translate Taole
dw 0000h,0000h ; Scratch Area
dw dirbuf ,dpb3 [Dir Buff, Parm Block
dw csv3,alv3 1[Check, Alloc Vectors
dpe4: dw xlt4,0000h [Translate Table
dw 0000h,0000h 'Scratch Area
dw dirbuf, dpb4 ;[Dir Buff, Parm Block
dw csv4,alv4: i[Check, Alloc Vectors
dpe5 dw xlt5,0000h i'Translate Taole
dw 0000h,3000h ;'Scratch Area
dw dirbuf, dpbS ][Dir Buff, Parm Block
dw csv5,alv5 [Check, Alloc Vectors
dpe6 dw xlt6,0000h i'Translate Table
dw 0000h,0000h [Scratch Area
dw dirbuf, dpDd i[Dir Buff, Parm Block
dw C5v6,alv6 [Check, Alloc Vectors
• DISKDEF 0,1,26,0 ,1^24,71,32,0,2
dpb0 equ offset s ; Disk Parameter Block
dw 26 [Sectors Per Track
db 3 ; Block Shift













































































































































JSame Allocation Vector Size
























































dls3 equ 35 JAllocation Vector Size
css3 equ ;Checlc Vector Size
; DISKDEF 4,3
dpb4 equ dpb3 JSquivalent Parameters
als4 equ als3 ;Same Allocation Vector Size
GSS4 equ CS53 JSame Checksum Vector Size


















;Sar;e Allocation Vector Size
;Same Checksum Vector Size
;Same Translate Table
;Equivalent Parameters
fSame Allocation Vector Size
JSame Checksum Vector Size
;Same Translate Table
Uninitialized Scratch Memory Follows:
begdat eqa offset $ i'Start of Scratch Area
dirbuf rs 12S Directory Buffer
alva rs als3 ;aiioc Vector
CSV0 rs CSS0 ;Check Vector
alvl rs alsl ;"Alloc Vector
csvl rs cssl ; Check Vector
alv2 rs als2 ,lAlloc Vector
csv2 rs css2 ;Check Vector
alv3 rs als3 ;aiioc Vector
csv3 rs css3 ;Check Vector
alv4 rs als4 ^ ,lAlloc Vector
csv4 rs css4 ICheck Vector
alv5 rs als5 1'Alloc Vector
csv5 rs CS55 'Check Vector
alv6 rs also lAlloc Vector
csv.6 rs csso 'Check Vector
e nd d a t equ offset $ '2nd of Scratch Area
datsiz equ offset ^-beedat i Size c)f Scratch Area












MDS S. Density Floppy Routines)INTELDSK.A66
9 Aug 1982
Jim John, SMC 1277, 649-0592
Tom V. Alrrquist and David Stevens
Thesis (AEGIS Modeling Group)
Professor M.L. Cotton
This code is an include file
It contains the routines for
Single Density Floppy Di sic
.
for a single i5 G3 66/12A and







base equ 375h ;i
rrtport equ base+1 7 1
rrbport equ base+3 ; r
resport equ base+7 ,* r
dstport equ base 7 ^
; {
ialport equ base-^1 i W
t {
iahport equ basef2
SBC201 port address base
ead result type (input)





rite iopb addr low
output )
rite iopb addr high
output;
Jcommand codes S. masks
rdc ode equ 4
wrcode equ 6







Jfor disk i/o, before error
; ENTRY POINT ROUTINES
f
*+++- •+•--+ +—+-r+ -!--t+ + + 4--l- + H (•+-r + +-t-+ + -r +++-+ + + -T- + -f + + + + +--i-
-f-*- + + -r-i-+-i-
-r-+- + + + + -h4-
inteldsk init linitialize disk controller














— — — — _____
inteldsic_read: ;read sector from disic
mov cl ,4
mov altunit ;comlDine disk selection
sal al,cl Jwith opcode
or al.rdcode ; to a:ake io corrmand for read
mov io_com,al ;set it in comd word of iopb




inteldsk write: Jwrite to disk
mov cl,4 ;create io command for write




call dsk_io ',go do it
ret
; 4-+ +++ +4--f- + + -f -++ + ++ + --+ --+ -*-+ + + + + +•+• ++ + ++-+ + + + ++ + + + 4. + -r- + + -t--r++ + + ++
; SUBROUTINES




~ _ — — ____ _ _ _
dsk_io: ;execute disk read or write function for
;iS3C201 controller. Sets up remainder of
>*iopb and sends its addr to the controller
Jthen polls for a response and checks for
; error conditions.



















































































Jset up iopb trK and sect
Jrecombine dma ses and addr
fSet it in addr word of iopb
Jclear controller
',^ei address of i opo
;and send i t out
;wait for contrler interrupt
tchecs. completion code
; status ch^d, ignore resul
;and retry
;checic io result
;r9t with al=3 if no error
;error if we sot here
;decmt count and try ag-ain
;try again if any left
;set permanent error code
;
-t-i i--+ -+-p + + -t--r+ ++ -•- + - + -+-'--r+-^-p+ -I- -l--t-+ -<- ++
; PRIVATS DATA ARIA
J
-f-+-t--»-+ + -t+ +++++ -• + + + -- + • + +--^-t- -4.H--+4.
• + + +-f -r 4- -1- -J u^-i .4. + + ++ +
++ --f- + ++ 4-+-r -»--<-+ ++ -+• + -»•-
iopb






























Jsectors to xfer (always 1)
Jselected track
;selected sector
;physicai aadress for SBC201 TMA








T.V. Almquist and D. Stevens
This program reads the file




























set drtia offset function

















;select target disic #
;open file denoted in fcb
144














mov di, offset fcb
mov cl , readf
jmp sys_vec









Jprint a character string






















seldisk ;select desired disic
openfnc Jopen file
al,255 ;if file not found
cont
dx, offset aofile
msg Jprint error msg
stop










































dz, offset rerr {otherwise print read error
n^sg
stop






; increment dma offset for
Jneit pa^e
























cr,lf ,'CPM3LAVE.CME Not Found On This Disic?'
Gr,lf » 'Read 2rror$ '
cr, If
,
'CPMSLAVE.CMD Loaded into Common '
'r^emory$
'






1 ppv MT) T Y K
PROGRAM LISTING'Of LDB00T.A86:
Prog Name : LDBOOT.Aee
Written by : T.V. Almquist and D. Stevens
: This program loads the hoot loader into











hdos int eou 224:
pstrf equ 9













set dma offset function
set dma base function
Subroutines
seldisi: ;select target disk #
mo V cl, seldskf
mov dz, drive
jmp sys_vec
openf nc Jopen file denoted in fcb
mov cl, openf
















;read 126 bytes from file
;in fcb







Sprint a character string





; execute bdos function call
Main Program






















msg ;print error msg
stop




read Jread 1st page
148




























Jset dma base to common
Jmemory
Jdesired offset
;read 12S byte page
; read complete ?
; repeat
;otaerwise print read error
^increment dma offset for
;next page
;print completion msg
; return to CP/M
Data
nofile do cr, If , 'BOOT .CMD Not Jound On This Disk^'
rerr db cr, If, 'Read Srror^'
fmsg db cr,lf , 'BOCT.CI^D Loaded into Common ^'emory$ '
fco db 04, 'BOOT ' , 'CMD
'













T.Almquist and D. Stevens
16 October 1962
This pro^-ram is the boot loader used by
slave 86/12AS to load CP/M-86.
«<«V «** ^^ ^^ ^^ ^V s'' %*• »i«*'^ «'« vW %*# «.•« •»*< ^*^ *f' ^'' ^^ ^*^ W^ ^'' ^*' ''' ^*' ^'' ^'^ ^' *f^ V* ^'^ «*' **' V' ^'^ •V >*# >'* '«*' -^ •'' «^ V' **^ •''o «*' ^'' «''« ^V •>'' *Ji* «*' ^O V' 'k'^ •>'« ^*«





}|C 5]|C v^ #f? Sif^ 3|^ ^* *c if* 'I* 2|* 'i^ y\(i *t^ vyC ^f* «|C 3jC 3i|£ S|C 5|C 5^ 3^ Si|£ «^ «p S|* ^i 9^ J^C 3^ «(» i^ *f% ^|^ «|« 2|C #|t ^|« ^f* ^g* d^ S|C 3|C Sp «|C 3^ if* «f£ ^(« 3^ 3fC i^ 3^ «|C ^r* «y* 3jC
cseg
call request
mo V ' ai,^^)43h
mov es ,ax
mo V di , 3000h
mov ai,3e330h
mov ds, ax
mov si , cpm_addr
mov ex , la00h
eld
rep movs ax , ax
call release
jmpf dword ptr b
;^et ticket number
;set es to CP/M se,2;rrent #
set desired offset
set ds to common memory
segment #
CPM. SLAVE offset
number of bytes to move
from common memory to
local memory
increment server #
ffset + load addr
; transfer to CP/M
^« 9|s 3^ 3^ 3^ 3^ 3^ SJC ^C 3fC SifC »f» 3^ 3fC SJC SJC 9QC #|C )fk 5|» 3|C «y« 3^^ <i^C 3|C ^fC oy* SfC «f» ^•» ^^ ¥^ 3|C «yk3^ S^C af« 3^ 3^ «|% «^ 9|C «^ a^ «y« 3^ «^ «^ v^ 3|C «if* *v* 1* W* *^ t* f* *
Include File
nf* *r T* *•* •\* *K* 1* *!• 'I* 'i** 1* ^* 3JE «f« iJC 3^ 3|* 3f» 3j£ 3^ -i^* «y« 3^S 3^ <x|C *|» 3|C 5JS *^ 5JC <^ i|C a^ #JC 5|» 3fC ^C 3JC 3^ ifi 5|* SJt 3|C ^« «|^ 3|C JJC arf^ 3fC a^ «^ 5J5 IJC 3^ *|5 ?^ »(• *


















T. Almquist and D. Stevens
This program contains the code necessary to
permit only one user at a time to be loe,£red
on to any I/O storage device.
Equates











mov ax , cmemse^
mov es,ax


















Jset up to address corrmon
;nemory
Jget console number
;ret console number in al











Jsave login user disic
152

;determine if dislc is free
xor T3x,bx
mov bl,al Jset up to index lo^tbl
mov al,busy
lock: xchg al ,logtol [bx]
test al.al ;is disk free?
jz log2 ;if so, enter console #
cmp al,console lis console already logged
jnz restore ;if not, restore logtbl
log2:
xor bx,bx Jclear bx




logtbl [bx] ;enter console number
jmp log_ret
restore :
lock xchg al .lofftbl [bx] ;restore loptbl entry







init_login: ;initialize logtbl entries





mov cl,ndsks ;entry for each disk
again:
mov logtbl[bx],0 Jinitialize elements of







logmsgl db cr, If, 'Enter Login Disi Letter (A,D,E,F,a)'
db cr,lf,3

























:T. Almquist and D. Stevens
rThesis
:Professor iodres
tProvide synchronizations of CPM/86 read
and write operations to the MBB-80 bubble
memory board and the REMEX Data Warehouse
Synchronization Routine
>!c# ;;e# Si: s^t jjc jjt :^ j;; j>: a;c jje*^* sp* 5;e sj: :;: j;c ^: s)t >J: :;c »;«:;«^ j;c* si: 5;c sjc sjc ^ >je# s? jjc* ;{e ,}: :je 5>c#****
Equates





;bus contention time delay
sj: sjg 5;c Sic sic :{c :«e s;e :;c s;c s!« s)t sj! :«e jj: sp :jc s>; s;: jjs ;? 3je sj: :? :jc sic :}: sic >;; sp# s;e 3;: ;*: ;;c :;c sj: s;: sje j;e :«c sjc xs >;c ;;««
Suoroutines
:$c sic sic sjc sjc :tc ;;;( :;c sic s}: sic ;ic s^^ :;c ;tc Jic >ic :;« s;c ;ic 4: ;i;c ;;: sic ^^ :X ^^#^ n^ ^e >ie ^ ^^c# sic :;: :;c :}c sic ^ sic sic sic :jc
cse^ $




















await : Jwait for server number to match
;the customers ticicet number passed
fin bi. To reduce bus contention, a
Jdelay is used between periodic















;if ticicet = server
^continue process
;if not, insert delay
Jcheci server atrain





















Jset es to address common
; memory
;^et ticicet number
Jwait to be served
release: ;adv server number on completion












;set es to address common
Jmemo ry
line server number















eseg Jonly one set of sequencer variables
Jexist in common memory; accessed
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